Chung, K.-S. et al., “An Algorithm for Synthesis of System-Level Interface Circuits,” IEEE/ACM ICCAD '96, pp. 442-447.* |
Prabhu, A.M., “LOGOPT—A Multi-Level Logic Synthesis and Optimization System,” IEEE 1989 Custom ICs Conference, pp. 4.1.1-4.1.4.* |
Wu, A. C.-H. et al., “Silicon Compilation from Register-Transfer Schematics,” IEEE 1990 Int'l Symposium on Circuits and Systems, pp. 2576-2579.* |
Wu, A. C-H. wt al., “Glue-Logic Partitioning for Floorplans with A Rectilinear Datapath,” EDAC '91, pp. 162-166.* |
Madachy, R. (1994) “Knowledge-Based Risk Assessment and Cost Estimation,” IEEE pp. 172-178. |
Larson, N. et al. (1996) “Managing Design Processes: A Risk Assessment Approach,” IEEE Trans. on Systems, Man, and Cybernetics—Part A: Systems and Humans, 26(6):749-759. |
Jacome, M.F. et al. (1997) “NREC: Risk Assessment and Planning of Complex Designs,” IEEE Design and Test of Computers, pp. 42-49. |
Schütz, M. (1995) “How to Efficiently Build VHDL Testbenches,” IEEE pp. 554-559. |
Bauer, M. et al. (1997) “Hardware/Software Co-Simulation in a VHDL-based Test Bench Approach,” Proceedings of the Design Automation Conference, US, New York, ACM, 34:774-779. |
“Integrated Set of Design Verification Tools,” IBM Technical Disclosure Bulletin 38(5):329-333 (1995). |
Anderson, T.L. et al. (1997) “Thoughts on Core Integration and Test,” Proceddings—International Test Conference p. 1039. |
Zorian, Y. (1997) “Test Requirements for Embedded Core-based Systems and IEEE P1500,” International Test Conference 28:191-198. |
Sachs, H. (1995) “All-Inclusive Approach to System Design Offers Flexibility Over Single On-chip Bus Method,” Computer Design 37(7):97-98. |
Passerone, R. et al. (1998) “Automatic Synthesis of Interfaces Between Incompatible Protocols,” Proceedings 1998 Design and Automation Conference, pp. 8-13. |
Remaklus, W. (1998) “On-Chip Bus Structure for Custom Core Logic Designs,” IEEE pp. 7-14. |
Rowson, J. et al. (1997) “Interface-Based Design,” Proceedings 1997 Design Automation Conferece, pp. 9-13. |
Rincon, A.M. et al. (1997) “Core+ASIC Methodology: The Pursuit of System-on-a-Chip,” WESCON/97 Conference Proceedings, pp. 46-54. |
Gupta, R.K. et al. (1997) “Introducing Core-Based System Design,” IEEE Design and Test of Computers, 14(4):15-25. |
“Block-Based Design Methodology Documentation,” by Cadence Design Systems, Inc., Services Research & Development, Project Alba, Version 1.2, May 21, 1999. |
Merrill Hunt and Jim Rowson, “Blocking in a system on a chip”, IEEE Spectrum, Nov. 1996, pp. 35-41. |
Michael Keating and Pierre Bricaud, “Reuse Methodology Manual for System-On-A-Chip Designs”, Kluwer Academic Publishers, 1998. |
Virtual Socket Interface Alliance Architecture Document. Version 1.0, Mar. 1997. |
Virtual Socket Interface Alliance. Analog/Mixed-Signal Development Working Group “Analog/Mixed-Signal VSI Extension Specification”, AMS 1 1.0, 1998. |
Virtual Socket Interface Alliance. On-Chip Bus Development Working Group, “On-Chip Bus Attributes Specification, Version 1.0”, 1998. |
Virtual Socket Interface Alliance. Implementation/Verification Development Working Group, Specification 1, Version 1.0 (I/V1 1.0), “Structural Netlist and Hard VC Physical Data Types”, 1998. |
National Technology Roadmap for Semiconductors, 1997, no author. |
Steve Glaser, “IP fuels a transformation of culture, companies and cooperation”, Electronic Design, Jan. 12, 1998, pp. 55-62. |
Digital Systems Testing and Testable Design, revised ed. By Miron Abramovici, Melvin A. Breuer, and Arthur Friedman, IEEE Press Marketing, Sep. 1994. |
A.J. Van de Goor, “Testing Semiconductor Memories: Theory and Practice”, Delft Univ. of Technology, The Netherlands, published by John Wiley, 1991. |