Brightness compensation in a display

Information

  • Patent Grant
  • 10089930
  • Patent Number
    10,089,930
  • Date Filed
    Tuesday, November 5, 2013
    10 years ago
  • Date Issued
    Tuesday, October 2, 2018
    5 years ago
Abstract
Various examples are provided for brightness compensation in a display. In one example, a method includes identifying an IR voltage drop effect on a pixel supplied by a supply voltage line and generating a brightness signal for the pixel based at least in part on the IR voltage drop effect. In another example, a method includes calculating values of IR voltage drop corresponding to pixels fed by a common supply voltage line and providing a data line signal to each pixel that compensates for the IR voltage drop. In another example, a display device includes a matrix of pixels and a brightness controller configured to determine an IR voltage drop effect on a pixel of the matrix and generate a brightness signal for the pixel based at least in part on the IR voltage drop effect and a temporal average pixel brightness within one refreshing cycle associated with the pixel.
Description
BACKGROUND

A display device, such as an Active Matrix Organic Light Emitting Diode (AMOLED) display, may include several pixels. The pixels may be periodically refreshed in order to display a stationary or dynamic picture.





BRIEF DESCRIPTION OF THE DRAWINGS

Many aspects of the present disclosure can be better understood with reference to the following drawings. The components in the drawings are not necessarily to scale, emphasis instead being placed upon clearly illustrating the principles of the disclosure. Moreover, in the drawings, like reference numerals designate corresponding parts throughout the several views.



FIG. 1 is a circuit diagram of a portion of a display device according to various embodiments of the present disclosure.



FIG. 2 is a circuit diagram of an example of a pixel in the display device of FIG. 1 according to various embodiments of the present disclosure.



FIG. 3 is a flowchart illustrating an example of functionality implemented by a controller in the display device of FIG. 1 according to various embodiments of the present disclosure.



FIG. 4 is a schematic block diagram of an example of the display device of FIG. 1 according to various embodiments of the present disclosure.





DETAILED DESCRIPTION

Active matrix organic light emitting diode (AMOLED) displays have a wider viewing angle, are brighter, have faster response times, have a slimmer panel and consume less energy when compared with LCD displays. Each pixel in an AMOLED panel contains an organic light emitting diode (OLED) that lights up to form the display. Pixels are arranged in a matrix, where the refreshing of the screen is done in a row-by-row fashion. Each pixel in a row is refreshed simultaneously within a given time slot, after which the pixel is kept at the prescribed brightness level until the next refresh cycle, thus the name active matrix, in comparison with passive matrix where each pixel only maintain its brightness when it is addressed. For the display to function properly a pixel in an AMOLED display is set to the brightness level appropriate to the specific overall scene to be conveyed and that brightness level must be maintained (“memorized”) until the next refresh resets the pixel for the next scene. To achieve that each pixel contains a circuit, called the pixel circuit, to drive its OLED. Pixel circuits are connected by bus lines that provide the signal and power to each circuit. The pixel circuits and bus lines form the backplane of the AMOLED.


With reference to FIG. 1, shown is a circuit diagram of a portion of a display device 100 according to an embodiment of the present disclosure. The display device 100 may comprise, for example, an active matrix organic light emitting diode (AMOLED) panel or any type of display device wherein the instantaneous pixel light output is dependent upon the current through the light emitting subcomponent within the pixel, the bus line supplying that current is shared with other pixels, and multiple pixels along that line are simultaneously lit. As shown in FIG. 1, the display device 100 includes a matrix of pixels 103 arranged in columns C1-Cx and rows R1-Ry. The display device 100 also includes a supply voltage line 109 (also termed VDD) that is coupled to pixels 103 in each of the columns C1-Cx. Additionally, each row R1-Ry of pixels 103 includes a scan line 113, and each column of pixels 103 includes a data line 116.


All of the pixels 103 in a particular row R1-Ry of the display device 100 are refreshed simultaneously within a given timeslot, after which these pixels 103 are kept at the prescribed brightness level until the particular row R1-Ry is refreshed in the next refresh cycle. To this end, a brightness signal is applied to each data line 116, and one of the scan lines 113 is asserted. In response to the scan line 113 being asserted, the brightness signals applied to the data lines 116 are provided to the corresponding pixels 103 in the corresponding row R1-Ry. Thereafter, new brightness signals are applied to the data lines 116, and the scan line 113 for the next row R1-Ry is asserted. In response, the pixels 103 for the new row R1-Ry having the asserted scan line 113 are provided with the brightness signals being applied to the data lines 116. This process is then repeated for all of the remaining rows R1-Ry of the display device 100 to thereby generate a picture. The process may be further repeated for all of the pixels 103 with varying signals on the data lines 116 to generate a dynamic picture.


Turning to FIG. 2, shown is a circuit diagram of an example of one of the pixels 103 in the display device 100 (FIG. 1) according to various embodiments of the present disclosure. As shown, the pixel 103 may include one of the data lines 116, the supply voltage line 109, and one of the scan lines 113. In addition, the pixel 103 may include a switching transistor 203, a driving transistor 206, a capacitor 209, a light emitting device 213, and potentially other components not discussed in detail for brevity. It is understood that other circuit configurations and components may be used for the pixel 103 in alternative embodiments.


The light emitting device 213 is configured to emit light in response to a current flowing through the light emitting device 213. As such, the light emitting device 213 may be embodied in the form of, for example, an organic light emitting diode (OLED), a inorganic light emitting diode (LED), a quantum dot based light emitting diode or any other type of light emitting device.


The driving transistor 206 is configured to provide and control the amount of current that flows through the light emitting device 213. To this end, a first terminal 206a of the driving transistor 206 is coupled to the supply voltage line 109, and a second terminal 206b for the driving transistor 206 is coupled to the light emitting device 213. As may be appreciated by a person having ordinary skill in the art, the amount of current that flows from the first terminal 206a to the second terminal 206b of the driving transistor 206 is dependent on the voltage level being applied to a third terminal 206c of the driving transistor 206. For instance, for the case in which the driving transistor 206 is a p-type MOS transistor operating in the saturation region, the current flowing through the driving transistor 206 may be modeled using the following equation:










I
=



1
2


μ





C


w
L




(


V
DATA

-

V
DD

-

V
TH


)

2


=


1
2




k


(


V
DATA

-

V
DD

-

V
TH


)


2




,




(

EQN





1

)








where I is the current through the driving transistor 206, VDATA is the voltage of the brightness signal from the data line 116, VDD is the voltage on the supply voltage line 109, the threshold voltage VTH<0 and






k
=

μ





C



W
L

.







The areal capacitance of the gate dielectric is C, the mobility of the transistor is μ, and the transistor channel width to channel length ratio is







W
L

.




The switching transistor 203 is configured to selectively provide the third terminal 206c of the driving transistor 206 with a signal from the data line 116. To this end, a first terminal 203a of the switching transistor 203 is coupled to the data line 116, a second terminal 203b of the switching transistor 203 is coupled to the third terminal 206c of the driving transistor 206, and a third terminal 203c of the switching transistor 203 is coupled to the scan line 113. The switching transistor 203 may turn “on” or “off” in response to the signal being provided on the scan line 113. In this sense, the signal from the data line 116 passes through the switching transistor 203 to the third terminal 206c of the driving transistor 206 when the scan line 113 signal is asserted, causing the switching transistor 203 to be “on.” When the scan line 113 is not asserted, the switching transistor 203 is “off,” and the signal on the data line 116 is prevented from being received at the third terminal 206c of the driving transistor 206.


The capacitor 209 stores the voltage value (i.e., the brightness signal) that is provided to the third terminal 206c of the driving transistor 206 when the switching transistor 203 is “on” and substantially maintains this voltage value when the switching transistor 203 is “off.” Because the capacitor 209 is coupled to the third terminal 206c of the driving transistor 206, the capacitor 209 helps to maintain a particular value of current flowing through the light emitting device 213 between refresh cycles for the display device 100.


During a pixel 103 refresh, a brightness signal is provided to the data line 116, and the scan line 113 is asserted to turn the switching transistor 203 “on” and thereby cause the brightness signal on the data line 116 to be provided to the third terminal 206c of the driving transistor 206. In response to the brightness signal being received at the third terminal 206c of the driving transistor 206, and in response to the particular value of the supply voltage at the first terminal 206a of the driving transistor 206, a current flows from the first terminal 206a to the second terminal 206b of the driving transistor 206 and through the light emitting device 213. This current relationship may be modeled, for example, by EQN 1. From the current flowing through the light emitting device 213, light is emitted from the light emitting device 213. Because the brightness of the light emitted from the light emitting device 213 is dependent upon the amount of current flowing from the driving transistor 206, the brightness of the light is also dependent upon the supply voltage value at the first terminal 206a and the brightness signal at the third terminal 206c of the driving transistor 206.


In the embodiment shown in FIG. 1, the supply voltage line 109 is coupled to the first terminal 206a of the driving transistor 206 for all of the pixels 103 in the display device 100. Because the supply voltage line 109 is a non-ideal conductor, the pixels 103 experience what may be referred to as an “IR drop”. Since the resistance of the supply voltage line 109 is not zero, a voltage (V=IR) drop will be exhibited along the supply voltage line 109. This IR drop may affect brightness uniformity of the display device 100. As a consequence, the pixels 103 that are relatively far away from an input point for the supply voltage line 109 may, for example, receive lower supply voltages than the pixels 103 that are relatively close to the input point. For example, a simplified supply voltage model for a column of pixels 103 may be expressed as:

Vi=VDD0−rΣm=1im×Im−rΣm=i+1ni×Im,  (EQN 2)

where Vi is the supply voltage seen by a particular pixel 103 from the supply voltage line 109 at location i, VDD0 is the voltage of the supply voltage line 109 at the point of input for the display device 100, r is the resistance of a segment of the supply voltage line 109 between adjacent pixels 103, n is the number of pixels 103 in a column C1-Cy and Im is the current passing through the pixel m (from 1 to n). Thus, for each pixel 103, EQN 2 may be substituted for VDD in EQN 1 to account for IR drop.


Assuming that the current on pixel i changed by an amount of ΔIi=Inext frame−Icurrent frame, the supply voltage line 109 will need to carry this ΔIi up to pixel i. Because the resistance of the line is a relatively small number, and the current change possibly made by one pixel will be small compared to the total current carried by the supply voltage line 109, higher order effects can be ignored and, under this assumption, the change of voltage seen by pixel i may be expressed as ΔVi=−i×r×ΔIi. Since the change in voltage for the pixel at location i is caused by the pixel at location i itself, ΔVi can be rewritten as ΔVi,i where the first index indicates the pixel for which the voltage has been affected, and the second index indicates the pixel at which current has changed that caused this voltage change. Considering the cross-talk with other pixels, a current change ΔIi for the pixel at location i can result in a voltage change for the pixel at location j, which can be expressed as ΔVj,i=−i×r×ΔIi for j>1.


The supply voltage line 109 may also facilitate unintentional cross-talk due to the refreshing of the pixels 103. For example, the change in the supply voltage for a first pixel 103 at location i due to a change in current for a second pixel 103 at location m, wherein the first pixel 103 and the second pixel 103 are in the same column C1-Cy, may be expressed as:










Δ






V

i
,
m



=

{






-
m

×
r
×
Δ






I
m






for





m


i







-
i

×
r
×
Δ






I
m






for





m

>
i




,






(

EQN





3

)








where ΔVi,m is the change in the supply voltage for the first pixel 103 at location i with respect to the change in the current (ΔIm) for the second pixel 103 at location m. The change in the current at a pixel with respect to a change in the supply voltage may be approximated by taking the derivative of EQN 1 with respect to VDD. Using EQNS 1 and 3, the change in current for a first pixel 103 at location i due to a change in current for a second pixel 103 at location m can be expressed using the following equation:

ΔIi,m=−k[ΔVi,m×(VDATA(i)−VDD(i,m−1)−VTH)+ΔVi,m2],  (EQN 4)

where ΔIi,m is the change in current for the first pixel 103 at location i due to the change in current (ΔIm) for the second pixel at location m, ΔVi,m corresponds to EQN 3, and VDD(i,m−1) represents the voltage on the supply voltage line 109 seen by the pixel at location i right before the pixel at location m changes its current, with the IR drop being considered. Thus, EQN 4 provides an estimate of the change in current for a pixel 103 when the effects of IR drop and cross-talk are accounted for. As such, EQN 4, for example, may be used to identify the effects of IR drop and cross-talk on a pixel 103. In the situation where ΔVi,m is small, EQN 4 may be approximated by:

ΔIi,m=−k×(VDATA(t)−VDD(i,m−1)−VTH)×ΔVi,m.  (EQN 5)


As will now be described, for each pixel 103, a compensated brightness signal may be applied to the data line 116 that results in the average actual current value provided by the driving transistor 206 being substantially the same as a target current. To begin, the following example assumes that the display device 100 has previously refreshed the pixels 103 using non-compensated brightness signals and that the display device 100 is prepared to initiate a pixel 103 refresh.


The display device 100 may identify a new target current value (Itarget(m)new) that is expected to result in the pixel 103 in the column emitting the desired light brightness. To this end, the display device 100 may, for example, query a look-up table having values stored therein, or the display device may calculate this value using, for example, an equation that models pixel 103 brightness as a function of the driving current.


The display device 100 may then identify the difference in current for the pixel 103 from when the pixel 103 was previously refreshed to the expected new target current value. This relationship may be expressed as:

ΔItarget(m)=Itarget(m)new−Itarget(m)old.  (EQN 6)

Using EQN 3 with ΔItarget(m) being substituted for ΔIm, the change in the supply voltage seen by the pixel 103 may also be identified. For example, when m=i, as ΔVi,i=−i×r×ΔItarget(i), the change of current after refreshing may be obtained from EQN 5 with ΔIi,i=−k×(VDATA(i)−VDD(i,i−1)−VTH)×ΔVi,i, where VDD(i,i−1) is the power supply line 109 value seen by the pixel at location i before the refresh of that pixel. VDD(i,i−1) may be calculated using EQN 2 and substituting the actual power supply line value of every pixel in the column at that time or, in a continuously refreshing column, VDD(i,i−1) may be recorded and updated in a lookup table for every pixel. Thus, the change in the supply voltage and the change in the current for the pixel 103 due to the pixel 103 being refreshed may be identified.


The display device 100 may then identify the changes in the expected current value for the pixel 103 after each of the other pixels 103 in the column C1-Cy is refreshed. Thus, if there are y pixels 103 in the column C1-Cy, there may be y changes in the expected current value that are identified. In order to calculate these changes, EQN 4 or EQN 5 may be used, for example. After the pixel at location i is refreshed, the circuit can continue to update the pixel at location i+1 after a time interval of






1

n
×
f






second, where f is the refresh rate of the screen. The VDD change on pixel i due to the update of pixel i+1 can be obtained by ΔVi,i+1=−i×r×ΔItarget(i+1) and the change in current of pixel i due to the refresh of pixel i+1 can be determined by ΔIi,i+1=−k×(VDATA(i)−VDD(i,i)−VTH)×ΔVi,i+1. As the pixels in the column keep refreshing, the updating continues through pixel n and pixel 1 until reaching the pixel at location i−1, which is the last pixel in this refresh cycle.


Upon identifying the change in the current when each of the other pixels 103 is refreshed, the display device 100 may identify the average of the current changes. This relationship may be determined as the average of the currents, for example, using the following equation:










I

average


(
i
)



=



1
n






m
=
1

n







I

i
,
m




=



k
n



[





m
=
1


i
-
1








m





Δ






I

i
,

i
-
m





+




m
=
1

n







m





Δ






I

i
,

i
+
n
-
m





+


1
2




(


V

DATA


(
i
)



-

V

DD


(

i
,

i
-
1


)



-

V
TH


)

2



]


.






(

EQN





7

)







Next, the display device 100 identifies a value for the new brightness signal to be applied on the data line 116. Using EQN 7 and the following relationship, the value for VDATA for the pixel 103 can be identified by solving the following equations:

Itarget(i)=Iaverage(i).  (EQN 8)

Thus, a value for the brightness signal may be identified that takes into account the effects of the IR drop and cross-talk for a pixel 103. The identified value for VDATA can be applied to the data line 116 as a compensating brightness signal, and the pixel 103 can be refreshed. Over the cycle of refreshing all of the pixels 103 in the display device 100, the average current for the pixel 103 may be substantially the same as the target current that would result in the desired brightness of the pixel 103. Thus, a viewer may visually perceive the pixel 103 as being the desired brightness. Additionally, the other pixels 103 may be refreshed using a similar procedure as described above. Repeating the same steps for all pixels in the column will compensate the entire column of pixels for the IR drop.


The IR-drop and crosstalk compensation scheme thus operates by anticipation as follows: by looking ahead at upcoming data line signals it knows the desired brightness of each pixel. From that zeroth order data it estimates the IR drop occurring at each pixel due to the specific current drawn by the other pixels along the supply line. From that information a correction factor is calculated or provided, which once applied to the data signals compensates for the change in brightness due to that calculated IR drop. The scheme thus results in an average pixel brightness that approximates the desired brightness.


For demonstration, consider a 4-pixel 2T1C column of an AMOLED display such as that illustrated in FIG. 1 (i.e., y=4). Assume the voltage of the supply voltage line 109 is 10V, the threshold voltage of the driving transistor 206 (FIG. 2) is −2.4V, the areal capacitance (C) of the gate dielectric is 30 nF/cm2, the mobility (μ) of the transistor is 5 cm2/(V*s), and the transistor channel width to channel length ratio






(

W
L

)





is 10, which gives:









k
=


μ





C


W
L


=


50



cm
2


V
×
s


×
30


nF

cm
2


×
10

=

15


µA

V
2









(

EQN





9

)







Based on a 634 μm×211 μm pixel size (e.g., the subpixel size for a 55″, 16:9 aspect ratio and 1920×1080 resolution screen), a 600 cd/m2 screen brightness, a 10 cd/A OLED efficiency and a 30% aperture ratio, the current supplied to each pixel can be calculated to be 8 μA. In order to illustrate a large IR drop on the supply voltage line 109 with the current of the four pixels, assume the resistance of the supply voltage line 109 between two adjacent pixels is 500Ω. While this may be unrealistically high compared with that of a real supply voltage line 109, the high resistance emphasizes the IR drop between pixels. From EQN 1, the VDATA can be determined to be 6.5672V from:









I
=


8





µA

=



1
2




k


(


V
DATA

-

V
DD

-

V
TH


)


2


=


1
2

×
15


µA

V
2


×



(


V
DATA

-

10





V

+

2.4





V


)

2

.








(

EQN





10

)







First, consider the uncompensated situation with VDATA=6.5672 V applied to all four pixels. Due to the IR drop of the supply voltage line 109, the actual VDD voltage seen by each pixel will be different, resulting in different pixel currents. The IR drop on the supply voltage line 109 will reduce the current through pixel 1 almost 3%, while the current to pixel 4 is reduced by more than 7%. TABLE 1 provides examples of the different values due to the IR drop.















TABLE 1









Actual







pixel
Deviation



VDD drop
Actual VDD
current
from
ΔI_target



(V)
(V)
(μA)
target (%)
(μA)





















pixel 1
0.0151383
9.9848617
7.7672646
2.910027474
0.2328042


pixel 2
0.026393
9.973607
7.5964125
5.045660357
0.4036563


pixel 3
0.0338495
9.9661505
7.4842656
6.447484552
0.5158032


pixel 4
0.0375639
9.9624361
7.4287122
7.14189608
0.5713566









Now, consider the brightness compensation described above. Because the change of currents through pixels at a new refresh cycle is considered, an initial condition of currents is defined. A natural choice of initial currents is the uncompensated situation, so assume that the column of pixels was previously driven without any compensation. A new refreshing cycle starts from the refreshing of pixel 1. First of all ΔItarget can be calculated according to EQN 6 as the difference between the new target current, which is 8 μA and the previous current for each pixel. From the ΔItarget, all ΔVi,i values can be calculated based on EQN 3. ΔIi,m may then be determined from EQN 5. Before doing that, it is beneficial to calculate all VDD(i,m−1) values, which can be based on EQN 2. With all the parameters, the expressions for ΔIaverage(i) according to EQN 7 can be determined, and the appropriate VDATA for each pixel found by solving EQN 8. The average values are calculated based on the last refreshing cycle for each pixel. For all pixels, the deviation was found to be less than 0.05% as shown in TABLE 2.


There will be a finite difference between the target current value and the actual current value due to the approximation in the calculation process. After the signal is stabilized, this difference will not be further reduced since the target current value isn't changed. For example, pixel 3 will be carrying a current of 7.9972 μA as opposed to 8 μA, if the target current is kept at 8 μA for the subsequent refreshing cycles. In real world applications, this means that when displaying a static image where deviations may be more perceptible; there will be a finite error in the display that may not be corrected at this level of approximation. In this case, a more accurate solution considering more than one order of approximation or even an exact solution can be calculated to achieve a more accurate display. This is best done when the screen is displaying a static image because perceptual focus will make deviations more perceptible. In addition, the computational power resources can be allocated to do more accurate calculation. On the other hand, when the display is showing a motion picture, such as playing a movie, perceptual attention is distributed so a finite error in each single frame is less likely to be perceived, which should make the first order approximation adequate. If less error is needed and computational resource is available, then second or higher orders of calculation may be applied for the motion picture display as well.














TABLE 2







pixel 1
pixel 2
pixel 3
pixel 4




















VDATA (V)
6.5516
6.5396
6.5314
6.5272


pixel current after line 1
8.0054
7.5947
7.4826
7.427


refreshing (μA)


pixel current after line 2
8.0023
8.0108
7.4766
7.4212


refreshing (μA)


pixel current after line 3
7.994
7.9941
7.9972
8


refreshing (μA)


pixel current after line 4
7.994
7.9941
7.9972
8


refreshing (μA)


pixel current after line 5

7.9941
7.9972
8


refreshing (μA)


pixel current after line 6


7.9972
8


refreshing (μA)


pixel current after line 7



8


refreshing (μA)


pixel current average
7.998925
7.998275
7.9972
8


for the cycle (μA)


deviation from target (%)
0.0134375
0.0215625
0.035
0









Referring next to FIG. 3, shown is a flowchart illustrating an example of functionality implemented by a brightness controller 300 (FIG. 4) in the display device 100 (FIG. 1) according to various embodiments of the present disclosure. The brightness controller 300 may comprise, for example, a processing device and/or logic executable in a processing device. It is understood that the flowchart of FIG. 3 provides merely an example of the many different types of functional arrangements that may be employed to implement the operation of the portion of the brightness controller 300 as described herein. As an alternative, the flowchart of FIG. 3 may be viewed as depicting an example of steps of a method implemented in the display device 100 according to one or more embodiments.


Beginning with box 303, the brightness controller 300 identifies a first brightness signal for the pixel 103. The first brightness signal may be, for example, the value for a non-compensated brightness signal previously used to refresh the pixel 103. Next, as shown in box 306, a first target current value is identified for the pixel 103 based at least in part on the first brightness signal identified in box 303. The brightness controller 300 then moves to box 309 and identifies a second target current value for the pixel 103 based at least in part on a desired brightness for the pixel 103. To this end, the brightness controller 300 may query a lookup table or calculate the second target current value, for example. Moving to box 313, the brightness controller 300 identifies the difference between the first target current value and the second target current value. This relationship is represented by EQN 6 above.


As shown in box 316, the brightness controller 300 then identifies a change in the expected supply voltage for the pixel 103 in response to the pixel 103 being refreshed with the second target current value. The brightness controller 300 then moves to box 319 and identifies changes in the expected current value for the pixel 103 due to each one of the other pixels 103 in the column C1-Cy being refreshed. To this end, the brightness controller 300 may, for example, apply EQN 4 or EQN 5 above. Next, as shown in box 323, the average expected current value for the pixel 103 after refreshing each of the other pixels 103 in the column C1-Cy is identified. The brightness controller 300 may, for example, apply EQN 7 above in order to identify the average expected current values and express them as functions of the second brightness signals, such as VDATA for each pixel 103 in the column.


In box 326, the brightness controller 300 identifies a second brightness signal for the pixel 103 based at least in part on the identified average change for the expected current value, which was identified in box 323. To this end, EQN 8 may be employed in order to calculate the brightness signal such as VDATA. In box 329, the brightness controller 300 applies the second brightness signal on the data line 116 for the pixel 103. Thereafter the process ends. The functionality implemented by the brightness controller 300 (FIG. 4) in the display device 100 (FIG. 1) does not rely on a particular pixel circuit design to work, so it can be used in a variety of circuit designs where the IR drop will have an impact on a column of pixels, while the interactions between pixels due to the IR drop can be calculated. It can work in both voltage programmed and current programmed pixel circuits. It will work for TFT backplanes or other transistor enabled backplanes, such as a carbon nanotube enabled vertical organic light emitting transistor (CN-VOLET) backplane.


Turning to FIG. 4, shown is a schematic block diagram of an example of the display device 100 according to various embodiments of the present disclosure. The display device 100 includes at least one processor circuit, for example, having a processor 403 and a memory 406, both of which are coupled to a local interface 409. The local interface 409 may comprise, for example, a data bus with an accompanying address/control bus or other bus structure as can be appreciated.


Stored in the memory 406 are both data and several components that are executable by the processor 403. In particular, stored in the memory 406 and executable by the processor 403 may be a brightness controller application 300a, and potentially other applications. Where any component discussed herein is implemented in the form of software, any one of a number of programming languages may be employed such as, for example, C, C++, C#, Objective C, Java, Javascript, Perl, PHP, Visual Basic, Python, Ruby, Delphi, Flash, or other programming languages.


A number of software components may be stored in the memory 406 and executable by the processor 403. In this respect, the term “executable” means a program file that is in a form that can ultimately be run by the processor 403. Examples of executable programs may be, for example, a compiled program that can be translated into machine code in a format that can be loaded into a random access portion of the memory 406 and run by the processor 403, source code that may be expressed in proper format such as object code that is capable of being loaded into a random access portion of the memory 406 and executed by the processor 403, or source code that may be interpreted by another executable program to generate instructions in a random access portion of the memory 406 to be executed by the processor 403, etc. An executable program may be stored in any portion or component of the memory 406 including, for example, random access memory (RAM), read-only memory (ROM), hard drive, solid-state drive, USB flash drive, memory card, optical disc such as compact disc (CD) or digital versatile disc (DVD), floppy disk, magnetic tape, or other memory components.


The memory 406 is defined herein as including both volatile and nonvolatile memory and data storage components. Volatile components are those that do not retain data values upon loss of power. Nonvolatile components are those that retain data upon a loss of power. Thus, the memory 406 may comprise, for example, random access memory (RAM), read-only memory (ROM), hard disk drives, solid-state drives, USB flash drives, memory cards accessed via a memory card reader, floppy disks accessed via an associated floppy disk drive, optical discs accessed via an optical disc drive, magnetic tapes accessed via an appropriate tape drive, and/or other memory components, or a combination of any two or more of these memory components. In addition, the RAM may comprise, for example, static random access memory (SRAM), dynamic random access memory (DRAM), or magnetic random access memory (MRAM) and other such devices. The ROM may comprise, for example, a programmable read-only memory (PROM), an erasable programmable read-only memory (EPROM), an electrically erasable programmable read-only memory (EEPROM), or other like memory device.


Also, the processor 403 may represent multiple processors 403, and the memory 406 may represent multiple memories 406 that operate in parallel processing circuits, respectively. In such a case, the local interface 409 may be an appropriate network that facilitates communication between any two of the multiple processors 403, between any processor 403 and any of the memories 406, or between any two of the memories 406, etc. The local interface 409 may comprise additional systems designed to coordinate this communication, including, for example, performing load balancing. The processor 403 may be of electrical or of some other available construction.


Although the brightness controller 300, and other various systems described herein, may be embodied in software or code executed by general purpose hardware as discussed above, as an alternative the same may also be embodied in dedicated hardware or a combination of software/general purpose hardware and dedicated hardware. If embodied in dedicated hardware, each can be implemented as a circuit or state machine that employs any one of or a combination of a number of technologies. These technologies may include, but are not limited to, discrete logic circuits having logic gates for implementing various logic functions upon an application of one or more data signals, application specific integrated circuits having appropriate logic gates, or other components, etc. Such technologies are generally well known by those skilled in the art and, consequently, are not described in detail herein.


The flowchart of FIG. 3 shows an example of the functionality and operation of an implementation of portions of the brightness controller 300. If embodied in software, each block may represent a module, segment, or portion of code that comprises program instructions to implement the specified logical function(s). The program instructions may be embodied in the form of source code that comprises human-readable statements written in a programming language or machine code that comprises numerical instructions recognizable by a suitable execution system such as a processor 403 in a computer system or other system. The machine code may be converted from the source code, etc. If embodied in hardware, each block may represent a circuit or a number of interconnected circuits to implement the specified logical function(s).


Although the flowchart of FIG. 3 shows a specific order of execution, it is understood that the order of execution may differ from that which is depicted. For example, the order of execution of two or more blocks may be scrambled relative to the order shown. Also, two or more blocks shown in succession in FIG. 3 may be executed concurrently or with partial concurrence. Further, in some embodiments, one or more of the blocks shown in FIG. 3 may be skipped or omitted. In addition, any number of counters, state variables, warning semaphores, or messages might be added to the logical flow described herein, for purposes of enhanced utility, accounting, performance measurement, or providing troubleshooting aids, etc. It is understood that all such variations are within the scope of the present disclosure.


Also, any logic or application described herein, including the brightness controller application 300a, that comprises software or code can be embodied in any non-transitory computer-readable medium for use by or in connection with an instruction execution system such as, for example, a processor 403 in a computer system or other system. In this sense, the logic may comprise, for example, statements including instructions and declarations that can be fetched from the computer-readable medium and executed by the instruction execution system. In the context of the present disclosure, a “computer-readable medium” can be any medium that can contain, store, or maintain the logic or application described herein for use by or in connection with the instruction execution system. The computer-readable medium can comprise any one of many physical media such as, for example, magnetic, optical, or semiconductor media. More specific examples of a suitable computer-readable medium would include, but are not limited to, magnetic tapes, magnetic floppy diskettes, magnetic hard drives, memory cards, solid-state drives, USB flash drives, or optical discs. Also, the computer-readable medium may be a random access memory (RAM) including, for example, static random access memory (SRAM) and dynamic random access memory (DRAM), or magnetic random access memory (MRAM). In addition, the computer-readable medium may be a read-only memory (ROM), a programmable read-only memory (PROM), an erasable programmable read-only memory (EPROM), an electrically erasable programmable read-only memory (EEPROM), or other type of memory device.


Embodiments of the present disclosure include, but are not limited to, a method comprising identifying, in a display device, an IR voltage drop effect on a pixel in the display device based at least in part on a plurality of currents drawn by a plurality of other pixels being supplied by a same supply voltage line and generating, in the display device, a brightness signal for the pixel based at least in part on the IR voltage drop effect, wherein the brightness signal compensates for the IR voltage drop effect. Another embodiment includes a method comprising calculating, in a display device, values of the IR voltage drop for each pixel due to the specific currents to be drawn by all the pixels fed by the same supply voltage line, necessary to display the next specific frame of the scene at the requisite pixel brightness appropriate to the scene and providing a data line signal to each pixel that compensates for the IR voltage drop based upon that calculation and thereby ensuring the requisite perceived pixel brightness appropriate to the specific frame of the scene.


The brightness signal may be based at least in part on an average of a plurality of current values for the pixel in response to a plurality of other pixels being refreshed. The brightness signal may be a voltage and/or a current. The pixel(s) may comprise an organic light emitting diode (OLED). The display device may comprise an active matrix organic light emitting diode (AMOLED) panel. The pixel may comprise a vertical light emitting transistor. The pixel may comprise an active matrix light emitting transistor panel. The instantaneous brightness of a specific pixel may change as other pixels sharing the supply voltage line are refreshed, while the average perceived brightness of the specific pixel, which was set by the data line signal, based upon the calculation, is appropriate for the specific frame of the scene.


It is emphasized that the above-described embodiments of the present disclosure are merely possible examples of implementations set forth for a clear understanding of the principles of the disclosure. Many variations and modifications may be made to the above-described embodiment(s) without departing substantially from the spirit and principles of the disclosure. For instance, aspects of the present disclosure can be used for other pixel architecture implementations. For example, aspects of the present disclosure may be used for an active matrix display that uses an integrated drive transistor and light emitter, such as that described in U.S. Pat. No. 8,232,561, entitled “NANOTUBE ENABLED, GATE-VOLTAGE CONTROLLED LIGHT EMITTING DIODES,” filed on Sep. 10, 2008, and WIPO Publication WO/2012/078759, entitled “ACTIVE MATRIX DILUTE SOURCE ENABLED VERTICAL ORGANIC LIGHT EMITTING TRANSISTOR,” filed on Jul. 12, 2011, both of which are incorporated by reference herein in their entireties, or any alternative pixel design subject to IR drops and cross-talk. All such modifications and variations are intended to be included herein.

Claims
  • 1. A method, comprising: estimating, for a display device, an IR voltage drop effect on one pixel of a plurality of pixels supplied by a supply voltage line in the display device, wherein the estimating comprises: calculating, for the one pixel, a plurality of current values associated with currents drawn by refreshing the other pixels of the plurality of pixels supplied by the supply voltage line, wherein each of the plurality of current values corresponds to current for the one pixel during refreshing a pixel of the other pixels; andestimating the IR voltage drop effect on the one pixel based on the plurality of current values; andgenerating a brightness signal for the one pixel of the plurality of pixels based at least in part on the estimated IR voltage drop effect, wherein the brightness signal compensates for the IR voltage drop effect on the one pixel of the plurality of pixels.
  • 2. The method of claim 1, wherein estimating the IR voltage drop effect on the one pixel further comprises averaging the plurality of current values.
  • 3. The method of claim 1, wherein the one pixel of the plurality of pixels comprises an organic light emitting diode (OLED).
  • 4. The method of claim 1, wherein the display device comprises an active matrix organic light emitting diode (AMOLED) panel.
  • 5. The method of claim 1, wherein the one pixel of the plurality of pixels comprises a carbon nanotube enabled vertical organic light emitting transistor (CN-VOLET).
  • 6. The method of claim 1, wherein estimating the IR voltage drop effect further comprises estimating the IR voltage drop effect for the one pixel of the plurality of pixels due to current drawn by the other pixels of the plurality of pixels associated with an upcoming data line signal.
  • 7. The method of claim 1, wherein the brightness signal is a voltage.
  • 8. The method of claim 1, wherein the brightness signal is a current.
  • 9. The method of claim 1, wherein the plurality of pixels are in a column of a matrix of pixels in the display device.
  • 10. A method for driving an active matrix display, comprising the steps of: predicting, for a display device, values of IR voltage drop corresponding to a plurality of pixels fed by a common supply voltage line, wherein the predicting comprises: calculating, for each pixel of the plurality of pixels, values of IR voltage drop due to currents drawn by refreshing each of the other pixels of the plurality of pixels to display a frame, wherein individual values of the IR voltage drop correspond to an IR voltage drop effect experienced by one pixel during refreshing one of the other pixels; andestimating a brightness signal for each pixel of the plurality of pixels based on the values of the IR voltage drop and brightness corresponding to display of the frame; andproviding a data line signal to each of the plurality of pixels that compensates for the IR voltage drop, wherein the data line signal includes the brightness signal for each pixel of the plurality of pixels.
  • 11. The method of claim 1, wherein calculating the plurality of current values for the one pixel further comprises calculating each of the plurality of current values based on a change in current for the one pixel during refreshing a pixel of the other pixels.
  • 12. The method of claim 10, wherein an instantaneous brightness of a specific pixel of the plurality of pixels changes as other pixels of the plurality of pixels are refreshed.
  • 13. The method of claim 12, wherein the pixel brightness is an average pixel brightness of a defined time interval based upon the changes in the instantaneous brightness as each of the other pixels are refreshed.
  • 14. The method of claim 10, wherein the plurality of pixels is in a column of a matrix of pixels, and calculating the values of IR voltage drop is based on currents drawn by each of the other pixels in the column during a refresh cycle.
  • 15. The method of claim 10, wherein the frame is a next frame of a series of frames.
  • 16. A display device, comprising: a matrix of pixels comprising lines of pixels that are supplied by a common supply voltage line; anda brightness controller configured to: estimate, for the display device, an IR voltage drop effect on a pixel of one line of the lines of pixels, wherein the estimating comprises: calculating, for the pixel, a plurality of current values associated with currents drawn by other pixels of the one line during a refresh cycle of the other pixels of the line, wherein each of the plurality of current values corresponds to current for the pixel during refreshing one of the other pixels; andaveraging the plurality of current values for the pixel to determine an average pixel brightness associated with the pixel; andgenerate a brightness signal for the pixel based at least in part on the average pixel brightness associated with the pixel.
  • 17. The display device of claim 16, comprising an active matrix organic light emitting diode (AMOLED) panel including the matrix of pixels.
  • 18. The display device of claim 16, wherein the lines of pixels are columns of the matrix of pixels.
  • 19. The display device of claim 16, wherein the pixel comprises a carbon nanotube enabled vertical organic light emitting transistor (CN-VOLET).
  • 20. The display device of claim 16, wherein the pixel comprises a driving transistor configured to control an amount of current that flows through a light emitting device based at least in part upon the brightness signal.
  • 21. The display device of claim 16, wherein the brightness controller comprises an application executable by processing circuitry of the display.
CROSS REFERENCE TO RELATED APPLICATIONS

This application is a U.S. National Stage application under 35 U.S.C. § 371 based on International Application No. PCT/US2013/068402, entitled “BRIGHTNESS COMPENSATION N A DISPLAY” filed Nov. 5, 2013, which claims priority to and the benefit of U.S. provisional application entitled “BRIGHTNESS COMPENSATION IN A DISPLAY” having Ser. No. 61/722,496, filed Nov. 5, 2012, each of which is hereby incorporated by reference herein in its entirety.

PCT Information
Filing Document Filing Date Country Kind
PCT/US2013/068402 11/5/2013 WO 00
Publishing Document Publishing Date Country Kind
WO2014/071343 5/8/2014 WO A
US Referenced Citations (144)
Number Name Date Kind
3700979 Saxena Oct 1972 A
3841904 Chiang Oct 1974 A
4471367 Chen et al. Sep 1984 A
5210045 Possin et al. May 1993 A
5429968 Koyama Jul 1995 A
5793055 Kastalsky Aug 1998 A
6480412 Bessho et al. Nov 2002 B1
6492669 Nakayama et al. Dec 2002 B2
6744111 Wu Jun 2004 B1
6800499 Chen et al. Oct 2004 B2
7060241 Glatkowski Jun 2006 B2
7068452 Ogawa et al. Jun 2006 B2
7098151 Moriya et al. Aug 2006 B2
7102157 Kastalsky et al. Sep 2006 B2
7115916 Avouris et al. Oct 2006 B2
7119402 Kinoshita et al. Oct 2006 B2
7247913 Yagishita Jul 2007 B2
7259984 Kan et al. Aug 2007 B2
7323730 Borghetti et al. Jan 2008 B2
7359888 Snider Apr 2008 B2
7378328 Choi et al. May 2008 B2
7405129 Afzali-Ardakani et al. Jul 2008 B2
7439562 Auvray et al. Oct 2008 B2
7473922 Uchiyama et al. Jan 2009 B2
7538337 Hijzen et al. May 2009 B2
7545051 Yang et al. Jun 2009 B2
7545241 Wakabayashi et al. Jun 2009 B2
7645933 Narkis et al. Jan 2010 B2
8022432 Yi et al. Sep 2011 B2
8058167 Snyder et al. Nov 2011 B2
8217386 Rinzler et al. Jul 2012 B2
8232561 Rinzler et al. Jul 2012 B2
8564048 Rinzler et al. Oct 2013 B2
8587513 Ozawa Nov 2013 B2
8952361 Rinzler et al. Feb 2015 B2
9214644 Rinzler et al. Dec 2015 B2
20020070382 Yamazaki Jun 2002 A1
20020173083 Avouris et al. Nov 2002 A1
20020195644 Dodabalapur et al. Dec 2002 A1
20040113152 Kim et al. Jun 2004 A1
20040183758 Chen Sep 2004 A1
20040197546 Rinzler et al. Oct 2004 A1
20050001299 Forbes Jan 2005 A1
20050121674 Kamata et al. Jun 2005 A1
20050140600 Kim Jun 2005 A1
20050146264 Kwak Jul 2005 A1
20050206300 Perlo et al. Sep 2005 A1
20050245087 Sasagawa et al. Nov 2005 A1
20060023511 Wang et al. Feb 2006 A1
20060065887 Tiano et al. Mar 2006 A1
20060081882 Malenfant et al. Apr 2006 A1
20060102067 Noguchi et al. May 2006 A1
20060145144 Lee et al. Jul 2006 A1
20060243971 Iechi et al. Nov 2006 A1
20060244391 Shishido et al. Nov 2006 A1
20060263255 Han et al. Nov 2006 A1
20060284230 Yang et al. Dec 2006 A1
20060292362 Hsu et al. Dec 2006 A1
20070012922 Harada et al. Jan 2007 A1
20070035486 Kasai Feb 2007 A1
20070138462 Street et al. Jun 2007 A1
20070146247 Huang Jun 2007 A1
20070146252 Miller et al. Jun 2007 A1
20070147159 Lee Jun 2007 A1
20070215954 Mouli Sep 2007 A1
20080100542 Miller May 2008 A1
20080143389 Keshavarzi et al. Jun 2008 A1
20080150846 Chung Jun 2008 A1
20080169822 Kwak Jul 2008 A1
20080252203 Lee Oct 2008 A1
20080272381 Noguchi et al. Nov 2008 A1
20090008634 Tessler et al. Jan 2009 A1
20090072229 Suh Mar 2009 A1
20090085182 Yamazaki Apr 2009 A1
20090125858 Vishweshwara May 2009 A1
20090134387 Harada May 2009 A1
20090159971 Street et al. Jun 2009 A1
20090184903 Kwon Jul 2009 A1
20090206341 Marks Aug 2009 A1
20090230384 Meng et al. Sep 2009 A1
20090256140 Meng Oct 2009 A1
20090302310 Rinzler et al. Dec 2009 A1
20090302749 Lee Dec 2009 A1
20090315025 Kitamura Dec 2009 A1
20100042345 Kang Feb 2010 A1
20100053137 Park et al. Mar 2010 A1
20100065826 Takimya et al. Mar 2010 A1
20100085009 Kang Apr 2010 A1
20100123120 Mohseni May 2010 A1
20100126885 Iechi et al. May 2010 A1
20100127243 Banerjee et al. May 2010 A1
20100148183 Ward et al. Jun 2010 A1
20100155696 Duan et al. Jun 2010 A1
20100171419 Kim Jul 2010 A1
20100177024 Choi Jul 2010 A1
20100237336 Rinzler et al. Sep 2010 A1
20100277513 Byun Nov 2010 A1
20100309233 Choi Dec 2010 A1
20110018787 Nakamura et al. Jan 2011 A1
20110050659 Tsai Mar 2011 A1
20110050736 Fan Mar 2011 A1
20110063197 Chung Mar 2011 A1
20110115764 Chung May 2011 A1
20110115772 Chung May 2011 A1
20110121271 Jeon et al. May 2011 A1
20110128268 Kim Jun 2011 A1
20110130981 Chaji et al. Jun 2011 A1
20110153303 Lo Jun 2011 A1
20110164071 Chung Jul 2011 A1
20110169798 Lee Jul 2011 A1
20110191042 Chaji et al. Aug 2011 A1
20110234644 Park Sep 2011 A1
20110248243 Chen et al. Oct 2011 A1
20110248269 Oh Oct 2011 A1
20110291115 Kim Dec 2011 A1
20120012919 Kan et al. Jan 2012 A1
20120013597 Han Jan 2012 A1
20120044269 Cha et al. Feb 2012 A1
20120050344 Kim Mar 2012 A1
20120062613 Park Mar 2012 A1
20120086694 Tseng Apr 2012 A1
20120101022 Tovar Apr 2012 A1
20120143568 Kagan et al. Jun 2012 A1
20120168778 Kim Jul 2012 A1
20120242712 Ko Sep 2012 A1
20120249514 Ahn et al. Oct 2012 A1
20120256175 Rinzler et al. Oct 2012 A1
20120287103 Wu Nov 2012 A1
20120293482 Wu Nov 2012 A1
20120319096 Rinzler et al. Dec 2012 A1
20130020967 Jung Jan 2013 A1
20130063040 Huang Mar 2013 A1
20130069852 Liao Mar 2013 A1
20130088165 Wang Apr 2013 A1
20130088417 Kim Apr 2013 A1
20130088474 Wang Apr 2013 A1
20130093800 Shim Apr 2013 A1
20130120342 Wang May 2013 A1
20130240842 Rinzler Sep 2013 A1
20130258782 Tatsumura et al. Oct 2013 A1
20130293450 Wu Nov 2013 A1
20140181771 Sajid Jun 2014 A1
20140351781 Rozen Nov 2014 A1
20150340631 Rinzler et al. Nov 2015 A1
Foreign Referenced Citations (72)
Number Date Country
2011222601 Jul 2013 AU
2702851 Mar 2009 CA
1324550 Nov 2001 CN
1501341 Jun 2004 CN
1581512 Feb 2005 CN
1698217 Nov 2005 CN
1797723 Jul 2006 CN
1816913 Aug 2006 CN
1875496 Dec 2006 CN
1912977 Feb 2007 CN
101276638 Oct 2008 CN
101375426 Feb 2009 CN
101379881 Mar 2009 CN
101855938 Oct 2010 CN
102725786 Oct 2012 CN
103460424 Dec 2013 CN
1 718 126 Nov 2006 EP
08799410.9 Oct 2012 EP
11751409.1 Apr 2014 EP
11846649.9 Nov 2014 EP
13850837.9 May 2016 EP
13857789.5 Sep 2016 EP
S55-32235 Aug 1980 JP
2003-108034 Apr 2003 JP
2003-258265 Sep 2003 JP
2003-330412 Nov 2003 JP
2003-332350 Nov 2003 JP
2005-064452 Mar 2005 JP
2005-128310 May 2005 JP
2005-228804 Aug 2005 JP
2005-268550 Sep 2005 JP
2005-535139 Nov 2005 JP
2006-171745 Jun 2006 JP
2006-210910 Aug 2006 JP
2006-301629 Nov 2006 JP
2007-047634 Feb 2007 JP
2007-109454 Apr 2007 JP
2007-200788 Aug 2007 JP
2009-513022 Mar 2009 JP
2009-130165 Jun 2009 JP
2009-521719 Jun 2009 JP
2009-522802 Jun 2009 JP
2009-530820 Aug 2009 JP
2010-003831 Jan 2010 JP
2010-062549 Mar 2010 JP
2010-151540 Jul 2010 JP
2011-027819 Feb 2011 JP
2011-095506 May 2011 JP
2013-521664 Jun 2013 JP
2014-505324 Feb 2014 JP
10-2001-0075311 Aug 2001 KR
10-2005-0098333 Oct 2005 KR
10-068001 Feb 2007 KR
10-2007-0038547 Apr 2007 KR
10-2010-0086464 Jul 2010 KR
10-2012-0111675 Oct 2012 KR
WO 01008192 Feb 2001 WO
WO 2005024907 Mar 2005 WO
WO 2005091373 Sep 2005 WO
WO 2007048041 Apr 2007 WO
WO 07080575 Jul 2007 WO
WO 2007075517 Jul 2007 WO
PCTUS2007072501 Apr 2008 WO
WO 2008-050726 May 2008 WO
WO 2009036071 Mar 2009 WO
PCTUS2008075866 May 2009 WO
WO 2011064761 Jun 2011 WO
WO 2011109693 Sep 2011 WO
PCTUS2011027155 Oct 2011 WO
WO 2012078759 Jun 2012 WO
PCTUS2011063745 Jul 2012 WO
PCTUS2013071919 Mar 2014 WO
Non-Patent Literature Citations (39)
Entry
U.S. Appl. No. 14/648,608, filed May 29, 2015, Rinzler et al.
Xu et al., Vertical organic light emitting transistor. Applied Physics Letters. 2007;91(9). 3 pages.
International Search Report dated Feb. 27, 2014 in connection with Application No. PCT/US2013/068402.
Japanese Communication and Translation thereof for Japanese Application No. 2015-540854 dated Aug. 1, 2017.
Patent Examination Report dated Jul. 30, 2013 for Application No. AU 2011222601.
Extended European Search Report dated Apr. 11, 2014 for Application No. EP 11751409.1.
International Search Report and Written Opinion dated Oct. 27, 2011 for Application No. PCT/US2011/027155.
Extended European Search Report dated Nov. 27, 2014 for Application No. EP 11846649.9.
International Search Report and Written Opinion dated Jul. 18, 2012 for Application No. PCT/US2011/063745.
Extended European Search Report dated Oct. 26, 2012 for Application No. EP 08799410.9.
International Search Report and Written Opinion dated May 8, 2009 for Application No. PCT/US2008/075866.
International Search Report and Written Opinion dated Apr. 29, 2008 for Application No. PCT/US2007/072501.
Extended European Search Report dated Sep. 12, 2016 for Application No. EP 13857789.5.
International Search Report and Written Opinion dated Mar. 19, 2014 for Application No. PCT/US2013/071919.
Extended European Search Report dated May 9, 2016 for Application No. EP 13850837.9.
Aguirre et al., Carbon Nanotubes as Injection Electrodes for Organic Thin Film Transistors. Nano Lett. 2009;9(4):1457-61.
Al-Ibrahim et al., The influence of the optoelectronic properties of poly (3-alkylthiophenes) on the device parameters in flexible polymer solar cells. Org Electron. 2005;(6):65-77.
Asadi et al., Manipulation of charge carrier injection into organic field-effect transistors by self-assembled monolayers of alkanethiols. J Mater Chem. 2007;(17):1947-53.
Baeg et al., Organic Non-Volatile Memory Based on Pentacene Field-Effect Transistors Using a Polymeric Gate Electret. Adv Mater. 2006;(18):3179-83.
Bo et al., Pentacene-carbon nanotubes: Semiconducting assemblies for thin-film transistor applications. Appl Phys Lett. 2005;87(20):203510.1-3.
Cao et al., Highly bendable transparent thin-film transistors that use carbon-nanotube-based conductors and semiconductors with elastomeric dielectrics. Adv Mater. 2006;(18):304-9.
Cao et al., Transparent flexible organic thin-film transistors that use printed single-walled carbon nanotube electrodes. Appl Phys Lett. 2006;88(11):113511.1-3.
Di et al., Noncoplanar organic field-effect transistor based on copper phthalocyanine. Appl Phys Lett. 2006;88(12):121907.1-3.
Forsythe et al., Interface analysis of naphthyl-substituted benzidine derivative and tris-8-(hydroxyquinoline) aluminum using ultraviolet and x-ray photoemission spectroscopy. J Vacuum Sci Tech. 1999;17(6):3429-32.
Jou et al., Efficient pure-white organic light-emitting diodes with a solution-processed, binary-host employing single emission layer. Appl Phys Lett. 2006;(88):141101.1-3.
Katz, et al., Organic Field-Effect Transistors with Polarizable Gate Insulators. J Appl Phys. 2002;91(3):1572-6.
Lee et al., Single Wall Carbon Nanotubes for p-Type Ohmic Contacts to GaN Light-Emitting Diodes. Nano Lett. 2004;4(5):911-4.
Li et al., Achieving ambipolar vertical organic transistors via nanoscale interface modification. Appl Phys Lett. 2007;(91):083507.1-3.
Liu et al., Carbone-Nanotube-Enabled Vertical Field Effect and Light-Emitting Transistors. Adv Mater. 2008;20:3605-9.
Lonergan et al., A Tunable Diode Based on an Inorganic Semiconductor | Conjugated Polymer Interface. Sci. 1997;278:2103-6.
Ma et al., Unique architecture and concept for high-performance organic transistors. Appl Phys Lett. 2004;85(21):5084-6.
Park et al., Recent Development in Polymer Ferroelectric Field Effect Transistor Memory. J Semiconductor Tech Sci. 2008;8(1):51-65.
Qi et al., Miniature Organic Transistors with Carbon Nanotubes as Quasi-One-Dimensional Electrodes. J Amer Chem Soc. 2004;126(38):11774-5.
Schroeder et al., All-Organic Permanent Memory Transistor Using an Amorphous, Spin-Cast Ferroelectric-like Gate Insulator. Adv Mater. 2004;16(7):633-6.
Scott et al., Nonvolatile Memory Elements Based on Organic Materials. Adv Mater. 2007;19(11):1452-63.
Unalan et al., Design Criteria for Transparent Single-Wall Carbon Nanotube Thin-Film Transistors. Nano Letters. 2006;6(4):677-82.
Velu et al., Low Driving Voltages and Memory Effect in Organic Thin-Film Transistors with a Ferroelectric Gate Insulator. Appl Phys Lett. 2001;79(5):659-61.
Wu et al., High-Performance Organic Transistor Memory Elements with Steep Flanks of Hysteresis. Adv Funct Mater. 2008;18:2593-601.
Wu et al., Transparent, Conductive Carbon Nanotube Films. Sci. 2004;(305):1273-6.
Related Publications (1)
Number Date Country
20150269887 A1 Sep 2015 US
Provisional Applications (1)
Number Date Country
61722496 Nov 2012 US