This invention relates to the field of laser devices, especially to burst-mode laser control circuits and methods pertaining thereto.
In conventional burst-mode laser driver circuits, laser devices generally do not operate in burst-mode without burst-mode laser drivers. However, with regard to 10G or higher speed laser devices, such as DFB (Distributed Feedback) laser devices Laser) or EML (Electro-absorption Modulated Laser) devices, there are only continuous-mode laser drivers. With the development of 10G PON (Passive Optical Network) applications, ONU (Optical Network Unit) products supporting 10G or higher speeds are needed to meet the demands of PON systems for burst-mode operation.
This invention provides a burst-mode laser control circuit and a method of improved burst-mode control for laser devices. The technical solution(s) are as follows: a burst-mode laser control circuit with an APC loop, having an additional burst-mode control circuit; the burst-mode control circuit comprising a switch in series with a diode and in parallel with the laser, enabled or disabled by external logic, to thereby provide burst-mode control for laser devices (e.g., continuous mode lasers).
The switch and the bandwidth-select circuit may be controlled by a high or low logic level input from the external logic.
The bandwidth-select circuit may comprise or consist of two functional circuits: a high-low bandwidth-select circuit and a delay circuit.
The high-low bandwidth-select circuit has at least two modes: a fast-track mode and a slow-track mode.
When the external logic controls the switch and bandwidth-select circuit via a high or low logic level input, the laser is disabled and the bandwidth-select circuit enters the fast-track mode when a high logic level is inputted (e.g., applied to the switch); and the laser provides regular optical signals (e.g., is enabled) and the bandwidth-select circuit enters the slow-track mode when a low logic level is inputted (e.g., applied to the switch).
The delay circuit comprises delay control logic configured to operate the APC loop in the fast-track mode before enabling the laser and operate the APC loop in the slow-track mode when enabling the laser to operate (e.g., normally, in various code patterns). The delay control logic enables the APC loop to control power to the laser before the laser is enabled, thereby providing a stable laser power output when the laser begins to operate.
A method of controlling a burst-mode laser may comprise disconnecting a switch and placing a bandwidth-select circuit in a fast-track mode when a logic input to an optical network unit (ONU) in a passive optical network (PON) has a first state, the ONU including the switch, a laser, a laser driver, a diode and the bandwidth-select circuit; after the predetermined period of time, driving the laser using the laser driver and transmitting an optical signal from the laser normally; when the optical signal from the laser is stable, placing the bandwidth-select circuit in a slow-track mode; when the logic input to the ONU has a second state, turning on the switch to disable the optical signal from the laser and connect the laser in parallel with the diode; and placing the bandwidth-select circuit in the fast-track mode when the logic signal has the first logic state again. In one embodiment, the first logic state of the logic signal is a high logic level, and the second logic state of the logic signal is a low logic level. When the switch is turned on, decreasing a voltage/current at ends (e.g., the cathode and the anode) of the laser results in no optical output from the laser.
Relative to the prior art, the present invention advantageously provides:
Referring to
Referring to
In addition, the burst-mode control manages the switch 240 and the bandwidth-select circuit 210 in the ONU 200 via a high or low logic level input 260 from the PON system, wherein, for example, a TTL (Transistor-Transistor Logic) high logic level may be between 2.4V and 3.3V, and the low logic level may be between 0V and 0.8V. The input control logic for the signal 260 is a system input. The system provides a high or low level input according to whether the ONU 200 is to be enabled for transmissions.
The EML 230 is disabled and the bandwidth-select circuit 210 enters the fast-track mode when the burst mode control signal 260 has a first state, such as a high logic level. The EML 230 is enabled and provides regular optical signals such as burst-mode optical signals, and the bandwidth-select circuit 210 enters the slow-track mode, when external logic signal 160 has a second state, such as a low logic level. In the slow-track mode, the APC loop, including the bandwidth-select circuit 210, the continuous mode driver circuitry 220, and the EML 230, ensures a stable optical power to the EML 230 using the modulation and bias control and monitoring circuitry 222 in the APC loop.
The burst-mode laser control circuit portion including the switch 340, the diode 342, and the bandwidth tracking and/or variation control circuit 310 is configured to provide the DFB laser 330, including laser 332 and monitor photodiode 334, with burst-mode control by an external logic signal 360 turning the switch 342 on or off, wherein the switch (e.g., a field effect transistor) 342 is in serial connection with the diode 344 and in parallel connection with the DFB laser 332. The diode 342 creates a high impedance at the cathode of the laser 332.
Burst-mode control manages the switch 340 and the bandwidth-select circuit 310 using a high or low logic level input, wherein the TTL (Transistor-Transistor Logic) high logic level may be between 2.4V and 3.3V, and the low logic level may be between 0V and 0.8V. The DFB laser 332 is disabled and the bandwidth-select circuit 310 enters the fast-track mode when the burst mode control signal 360 has a first state, such as a high logic level. The DFB laser 332 is enabled and provides regular and/or burst mode optical signals, and the bandwidth-select circuit 310 enters the slow-track mode, when the burst mode control signal 360 has a second state, such as a low logic level. In the slow-track mode, the APC loop, including the bandwidth-select circuit 310, laser diode driver (LDD) 320, and the DFB laser 330, ensures optical power stable to the DFB laser 330 using the APC loop.
Resistance R1, resistance R2 and capacitance C1 form alternative bandwidth selection circuits with different time constant parameters, wherein R1, switch_band 440 (when closed or turned on) and C1 form a fast-track circuit which may further include the parallel resistance R2, and have a first, relatively low time constant, and when the switch 440 is open or turned off, R2 and C1 form a slow-track circuit having a second, relatively high time constant. The greater the time constant τ=R*C for the bandwidth selection circuits, the slower the tracking of automatic power control adjustment speed is, and vice versa.
When the switch 440 is turned on, R1 and R2 are in parallel. For example, if R1 is 10 Ohms, R2 is 200 Ohms, and C1 is 0.01 μF, the RC constant for the fast-track circuit is around R1*C1=0.1; when the switch 440 is turned off, the RC constant for the slow-track circuit is about R1*C1=2. Thus, the speed of the fast-track circuit is about 20 times higher than that of the slow-track circuit, but the slow-track circuit can average input signals better to keep the optical output power stable when burst-mode signals are used to produce optical signals from the laser.
When the ONU light-emitting control logic signal 510 has a low logic level, the switch may be turned on, and the ONU transmitter disables output of the optical signal 520 from the laser. The switches 240 in
In this invention, instead of using burst-mode laser drivers, continuous-mode laser drivers can operate in burst mode and have a fast response from the laser, under the external control of one or more switch circuits. Without requiring burst-mode laser drivers, this invention can be used to provide PON systems with burst-mode ONUs, especially for high speed signals, such as 10G PON applications. This solution has the advantages of low cost, easy implementation, and easy adaptability for both DFB laser devices and EMLs. This invention ensures fast creation of stable burst-mode laser output signals using an APC loop with a continuous-mode laser driver, and normal burst-mode operations by providing bandwidth switching in the ACP loop using one or more switches and optional filter circuits.
Filing Document | Filing Date | Country | Kind |
---|---|---|---|
PCT/CN2014/081129 | 6/30/2014 | WO | 00 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2016/000119 | 1/7/2016 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
7174099 | Chinn et al. | Feb 2007 | B1 |
7853154 | Ikram et al. | Dec 2010 | B2 |
20050271099 | Miremadi | Dec 2005 | A1 |
20070286609 | Ikram et al. | Dec 2007 | A1 |
Number | Date | Country |
---|---|---|
101436902 | May 2009 | CN |
102098106 | Jun 2011 | CN |
202160180 | Mar 2012 | CN |
202177841 | Mar 2012 | CN |
102546028 | Jul 2012 | CN |
Entry |
---|
Kan Wang et al.; “Discretely Designed 10G Burst Transmitter”; Bibliographic Data of CN102546028 (A); Jul. 4, 2012; http://worldwide.espacenet.com. |
Bing Li et al.; “Numerical Control Type Automatic Program Control (APC) Module for Burst Mode Laser Driver”; Bibliographic Data of CN202177841 (U); Mar. 28, 2012; http://worldwide.espacenet.com. |
Xinyuan Zheng et al.; “Up Channel Burst Mode Optical Transmission Circuit for Radio Frequency Over Glass”; Bibliographic Data of CN202160180 (U); Mar. 7, 2012; http://worldwide.espacenet.com. |
Kan Wang et al.; “Optical Line Terminal for Wavelength Division Multiplexing-Time Division Multiplexing Passive Optical Network”; Bibliographic Data of CN102098106 (A); Jun. 15, 2011; http://worldwide.espacenet.com. |
Hua Zhang et al.; “Optical Network Unit”; Bibliographic Data of CN101436902 (A); May 20, 2009; http://worldwide.espacenet.com. |
PCT International Search Report and Written Opinion; PCT International Searching Authority/CN dated Mar. 27, 2015; International Application No. PCT/CN2014/081129; 12 pages; International Searching Authority/State Intellectual Property Office of the P.R. China; Beijing, China. |