Claims
- 1. An information processing system comprising:
- a processor;
- a first bus coupled to said processor, said first bus capable of executing a first split bus transfer protocol;
- a device;
- a second bus coupled to said device, said second bus capable of executing a second split transfer protocol; and
- a bus adapter for hierarchically coupling said first bus and said second bus,
- wherein a first read request to said device is transferred via said second bus, and a second read request to said device is transferred via said second bus before a response to said first request from said device is transferred via said second bus.
- 2. An information processing system according to claim 1, wherein said device is an I/O device.
- 3. An information processing system according to claim 1, further comprising:
- a third bus coupled to said bus adapter, said third bus coupled to a main memory.
- 4. An information processing system according to claim 1, wherein said processor sends said first read request and said second read request to said device via said first bus, said bus adapter, and said second bus.
- 5. An information processing system comprising:
- a processor;
- a first bus coupled to said processor;
- a device;
- a second bus to be coupled to said device, said second bus employing a split transfer protocol; and
- a bus adapter for hierarchically coupling said first bus and said second bus,
- wherein a first read request to said device is transferred from said bus adapter through said second bus, and a second read request to said device is transferred from said bus adapter from said second bus before a response to said first request is transferred from said device via said second bus to said bus adapter.
- 6. An information processing system according to claim 5, wherein said device is an I/O device.
- 7. An information processing system according to claim 5, further comprising:
- a third bus coupled to said bus adapter, said third bus being coupled to a main memory.
- 8. An information processing system according to claim 5, wherein said processor sends said first read request and said second read request to said device via said first bus, said bus adapter, and said second bus.
- 9. An information processing system comprising:
- a processor;
- a first bus coupled to said processor;
- a device;
- a second bus coupled to said device; and
- a bus adapter for hierarchically coupling said first bus and said second bus,
- wherein a first read request to said device is transferred from said processor via said first bus, said bus adapter and said second bus, and a second read request to said device is transferred from said processor via said first bus, said bus adapter and said second bus before a response to said first request from said device is transferred via said second bus to said bus adapter.
- 10. An information processing system according to claim 9, wherein said device is an I/O device.
- 11. An information processing system according to claim 9, further comprising:
- a third bus coupled to said bus adapter, said third bus being coupled to a main memory.
- 12. An information processing system comprising:
- a processor;
- a first bus coupled to said processor;
- a device;
- a second bus coupled to said device; and
- a bus adapter for hierarchically coupling said first bus and said second bus,
- wherein a first read request to said device is transferred through said second bus, and said device receives a second read request on said second bus before a response to said first request from said device is transferred through said second bus.
- 13. An information processing system according to claim 12, wherein said device is an I/O device.
- 14. An information processing system according to claim 12, further comprising:
- a third bus coupled to said bus adapter, said third bus being to be coupled to a main memory.
- 15. An information processing system according to claim 12, wherein said processor sends said first read request through said first bus, said bus adapter, and said second bus, and said second read request to said device through said first bus, said bus adapter, and said second bus.
- 16. An information processing system comprising:
- a processor;
- a first bus coupled to said processor, said first bus capable of executing a first split transfer protocol;
- a device;
- a second bus coupled to said device, said second bus capable of executing a second split transfer protocol;
- a main memory;
- a third bus coupled to said main memory; and
- a bus adapter for coupling said first bus, said second bus, and said third bus,
- wherein a first read request to said device is transferred through said second bus, and a second read request to said device is transferred through said second bus before a response to said first request from said device is transferred through said second bus to said bus adapter.
- 17. An information processing system according to claim 16, wherein said device is an I/O device.
- 18. An information processing system according to claim 16, wherein said processor sends said first read request and said second read request to said device through said first bus, said bus adapter, and said second bus.
- 19. An information processing system comprising:
- a first bus coupled to a processor, said first bus capable of executing a first split transfer protocol;
- a second bus coupled to a device, said second bus capable of executing a second split transfer protocol;
- a third bus coupled to a main memory; and
- a bus adapter for coupling said first bus, said second bus, and said third bus,
- wherein a first read request to said device is transferred through said second bus, and a second read request to said device is transferred through said second bus before a response to said first request from said device is transferred through said second bus.
- 20. An information processing system according to claim 19, wherein said device is an I/O device.
- 21. An information processing system according to claim 19, wherein said processor sends said first read request and said second read request to said device via said first bus, said bus adapter, and said second bus.
- 22. An information processing system comprising:
- a processor;
- a first bus coupled to said processor;
- a device;
- a second bus coupled to said device; and
- a bus adapter for hierarchically coupling said first bus and said second bus,
- wherein a first read request from said processor to said device is transferred through said first bus, said bus adapter and said second bus, and said device receives a second read request on said second bus before a response to said first request from said device is transferred through said second bus to said bus adapter.
- 23. An information processing system according to claim 22, wherein said device is an I/O device.
- 24. An information processing system according to claim 22, further comprising:
- a third bus coupled to said bus adapter, said third bus being coupled to a main memory.
Priority Claims (1)
Number |
Date |
Country |
Kind |
4-030428 |
Feb 1992 |
JPX |
|
Parent Case Info
This is a continuation application of U.S. Ser. No. 09/203,621, filed Dec. 1, 1998 U.S. Pat. No. 5,941,973; which is a continuation application of U.S. Ser. No. 08/847,974, filed Apr. 21, 1997, now U.S. Pat. No. 5,881,255; which is a continuation application of U.S. Ser. No. 08/544,727, filed Oct. 18, 1995, now U.S. Pat. No. 5,671,371; which is a continuation application of U.S. Ser. No. 08/016,692, filed Feb. 11, 1993, now abandoned.
US Referenced Citations (22)
Foreign Referenced Citations (5)
Number |
Date |
Country |
2-161551 |
Jun 1990 |
JPX |
3-102558 |
Apr 1991 |
JPX |
3-222543 |
Oct 1991 |
JPX |
3-246743 |
Nov 1991 |
JPX |
3-288957 |
Dec 1991 |
JPX |
Non-Patent Literature Citations (5)
Entry |
"Futirebis+ P896.1: Logical Layer Specifications", IEEE, 1990, pp. 89-90. |
J.A. Gallant, "Futurebus+", EDN, Oct. 1, 1990, pp. 87-98. |
J. Cantrell, "Futurebus+ Cache Coherence", WESCON '89 Conference Record, Nov. 14-15, 1989, pp. 602-607. |
K.G. Langendoen et al, "Evaluation of Futurebus Hierarchical Caching", PARLE '91 --Parallel Architectures and Languages Europe, vol. 1, Jun. 10-13, 1991, pp. 52-68. |
M. Azimi et al, "Design and Analysis of a Hierarchical Snooping Cache Coherence System", Proceedings of the 27th Annual Allerton Conference on Communication, Control, and Computing, vol. 1, Sep. 28-30, 1988, pp. 109-118. |
Continuations (4)
|
Number |
Date |
Country |
Parent |
203621 |
Dec 1998 |
|
Parent |
847974 |
Apr 1997 |
|
Parent |
544727 |
Oct 1995 |
|
Parent |
016692 |
Feb 1993 |
|