Embodiments of the invention relate generally to electronic devices and, more specifically, in certain embodiments, to buses for pattern-recognition processors.
In the field of computing, pattern recognition tasks are increasingly challenging. Ever larger volumes of data are transmitted between computers, and the number of patterns that users wish to identify is increasing. For example, spam or malware are often detected by searching for patterns in a data stream, e.g., particular phrases or pieces of code. The number of patterns increases with the variety of spam and malware, as new patterns may be implemented to search for new variants. Searching a data stream for each of these patterns can form a computing bottleneck. Often, as the data stream is received, it is searched for each pattern, one at a time. The delay before the system is ready to search the next portion of the data stream increases with the number of patterns. Thus, pattern recognition may slow the receipt of data.
Data streams may be quickly searched for a large number of patterns with hardware, e.g., chips, specifically designed for pattern recognition. Implementation of this hardware, however, is complicated by the lack of a widely accepted communication protocol between dedicated pattern-recognition hardware and central processing units (CPUs). Designers of systems have a finite capacity to learn new communication protocols. Attaining familiarity with even one communication protocol may take months or years of work in the field of computer design. Using a new protocol to communicate with pattern-recognition hardware may add to the cost of implementing that hardware.
Each search criterion may specify one or more target expressions, i.e., patterns. The phrase “target expression” refers to a sequence of data for which the pattern-recognition processor 14 is searching. Examples of target expressions include a sequence of characters that spell a certain word, a sequence of genetic base pairs that specify a gene, a sequence of bits in a picture or video file that form a portion of an image, a sequence of bits in an executable file that form a part of a program, or a sequence of bits in an audio file that form a part of a song or a spoken phrase.
A search criterion may specify more than one target expression. For example, a search criterion may specify all five-letter words beginning with the sequence of letters “cl”, any word beginning with the sequence of letters “cl”, a paragraph that includes the word “cloud” more than three times, etc. The number of possible sets of target expressions is arbitrarily large, e.g., there may be as many target expressions as there are permutations of data that the data stream could present. The search criteria may be expressed in a variety of formats, including as regular expressions, a programming language that concisely specifies sets of target expressions without necessarily listing each target expression.
Each search criterion may be constructed from one or more search terms. Thus, each target expression of a search criterion may include one or more search terms and some target expression may use common search terms. As used herein, the phrase “search term” refers to a sequence of data that is searched for, during a single search cycle. The sequence of data may include multiple bits of data in a binary format or other formats, e.g., base ten, ASCII, etc. The sequence may encode the data with a single digit or multiple digits, e.g., several binary digits. For example, the pattern-recognition processor 14 may search a text data stream 12 one character at a time, and the search terms may specify a set of single characters, e.g., the letter “a”, either the letters “a” or “e”, or a wildcard search term that specifies a set of all single characters.
Search terms may be smaller or larger than the number of bits that specify a character (or other grapheme—i.e., fundamental unit—of the information expressed by the data stream, e.g., a musical note, a genetic base pair, a base-10 digit, or a sub-pixel). For instance, a search term may be 8 bits and a single character may be 16 bits, in which case two consecutive search terms may specify a single character.
The search criteria 16 may be formatted for the pattern-recognition processor 14 by a compiler 18. Formatting may include deconstructing search terms from the search criteria. For example, if the graphemes expressed by the data stream 12 are larger than the search terms, the compiler may deconstruct the search criterion into multiple search terms to search for a single grapheme. Similarly, if the graphemes expressed by the data stream 12 are smaller than the search terms, the compiler 18 may provide a single search term, with unused bits, for each separate grapheme. The compiler 18 may also format the search criteria 16 to support various regular expressions operators that are not natively supported by the pattern-recognition processor 14.
The pattern-recognition processor 14 may search the data stream 12 by evaluating each new term from the data stream 12. The word “term” here refers to the amount of data that could match a search term. During a search cycle, the pattern-recognition processor 14 may determine whether the currently presented term matches the current search term in the search criterion. If the term matches the search term, the evaluation is “advanced”, i.e., the next term is compared to the next search term in the search criterion. If the term does not match, the next term is compared to the first term in the search criterion, thereby resetting the search.
Each search criterion may be compiled into a different finite state machine in the pattern-recognition processor 14. The finite state machines may run in parallel, searching the data stream 12 according to the search criteria 16. The finite state machines may step through each successive search term in a search criterion as the preceding search term is matched by the data stream 12, or if the search term is unmatched, the finite state machines may begin searching for the first search term of the search criterion.
The pattern-recognition processor 14 may evaluate each new term according to several search criteria, and their respective search terms, at about the same time, e.g., during a single device cycle. The parallel finite state machines may each receive the term from the data stream 12 at about the same time, and each of the parallel finite state machines may determine whether the term advances the parallel finite state machine to the next search term in its search criterion. The parallel finite state machines may evaluate terms according to a relatively large number of search criteria, e.g., more than 100, more than 1000, or more than 10,000. Because they operate in parallel, they may apply the search criteria to a data stream 12 having a relatively high bandwidth, e.g., a data stream 12 of greater than or generally equal to 64 MB per second or 128 MB per second, without slowing the data stream. In some embodiments, the search-cycle duration does not scale with the number of search criteria, so the number of search criteria may have little to no effect on the performance of the pattern-recognition processor 14.
When a search criterion is satisfied (i.e., after advancing to the last search term and matching it), the pattern-recognition processor 14 may report the satisfaction of the criterion to a processing unit, such as a central processing unit (CPU) 20. The central processing unit 20 may control the pattern-recognition processor 14 and other portions of the system 10.
The system 10 may be any of a variety of systems or devices that search a stream of data. For example, the system 10 may be a desktop, laptop, handheld or other type of computer that monitors the data stream 12. The system 10 may also be a network node, such as a router, a server, or a client (e.g., one of the previously-described types of computers). The system 10 may be some other sort of electronic device, such as a copier, a scanner, a printer, a game console, a television, a set-top video distribution or recording system, a cable box, a personal digital media player, a factory automation system, an automotive computer system, or a medical device. (The terms used to describe these various examples of systems, like many of the other terms used herein, may share some referents and, as such, should not be construed narrowly in virtue of the other items listed.)
The data stream 12 may be one or more of a variety of types of data streams that a user or other entity might wish to search. For example, the data stream 12 may be a stream of data received over a network, such as packets received over the Internet or voice or data received over a cellular network. The data stream 12 may be data received from a sensor in communication with the system 10, such as an imaging sensor, a temperature sensor, an accelerometer, or the like, or combinations thereof. The data stream 12 may be received by the system 10 as a serial data stream, in which the data is received in an order that has meaning, such as in a temporally, lexically, or semantically significant order. Alternatively, the data stream 12 may be received in parallel or out of order and, then, converted into a serial data stream, e.g., by reordering packets received over the Internet. In some embodiments, the data stream 12 may present terms serially, but the bits expressing each of the terms may be received in parallel. The data stream 12 may be received from a source external to the system 10, or may be formed by interrogating a memory device and forming the data stream 12 from stored data.
Depending on the type of data in the data stream 12, different types of search criteria may be chosen by a designer. For instance, the search criteria 16 may be a virus definition file. Viruses or other malware may be characterized, and aspects of the malware may be used to form search criteria that indicate whether the data stream 12 is likely delivering malware. The resulting search criteria may be stored on a server, and an operator of a client system may subscribe to a service that downloads the search criteria to the system 10. The search criteria 16 may be periodically updated from the server as different types of malware emerge. The search criteria may also be used to specify undesirable content that might be received over a network, for instance unwanted emails (commonly known as spam) or other content that a user finds objectionable.
The data stream 12 may be searched by a third party with an interest in the data being received by the system 10. For example, the data stream 12 may be monitored for text, a sequence of audio, or a sequence of video that occurs in a copyrighted work. The data stream 12 may be monitored for utterances that are relevant to a criminal investigation or civil proceeding or are of interest to an employer.
The search criteria 16 may also include patterns in the data stream 12 for which a translation is available, e.g., in memory addressable by the CPU 20 or the pattern-recognition processor 14. For instance, the search criteria 16 may each specify an English word for which a corresponding Spanish word is stored in memory. In another example, the search criteria 16 may specify encoded versions of the data stream 12, e.g., MP3, MPEG 4, FLAC, Ogg Vorbis, etc., for which a decoded version of the data stream 12 is available, or vice versa.
The pattern recognition processor 14 may be a hardware device that is integrated with the CPU 20 into a single component (such as a single device) or may be formed as a separate component. For instance, the pattern-recognition processor 14 may be a separate integrated circuit. The pattern-recognition processor 14 may be referred to as a “co-processor” or a “pattern-recognition co-processor”.
The recognition module 22 may include a row decoder 28 and a plurality of feature cells 30. Each feature cell 30 may specify a search term, and groups of feature cells 30 may form a parallel finite state machine that forms a search criterion. Components of the feature cells 30 may form a search-term array 32, a detection array 34, and an activation-routing matrix 36. The search-term array 32 may include a plurality of input conductors 37, each of which may place each of the feature cells 30 in communication with the row decoder 28.
The row decoder 28 may select particular conductors among the plurality of input conductors 37 based on the content of the data stream 12. For example, the row decoder 28 may be a one byte to 256 row decoder that activates one of 256 rows based on the value of a received byte, which may represent one term. A one-byte term of 0000 0000 may correspond to the top row among the plurality of input conductors 37, and a one-byte term of 1111 1111 may correspond to the bottom row among the plurality of input conductors 37. Thus, different input conductors 37 may be selected, depending on which terms are received from the data stream 12. As different terms are received, the row decoder 28 may deactivate the row corresponding to the previous term and activate the row corresponding to the new term.
The detection array 34 may couple to a detection bus 38 that outputs signals indicative of complete or partial satisfaction of search criteria to the aggregation module 24. The activation-routing matrix 36 may selectively activate and deactivate feature cells 30 based on the number of search terms in a search criterion that have been matched.
The aggregation module 24 may include a latch matrix 40, an aggregation-routing matrix 42, a threshold-logic matrix 44, a logical-product matrix 46, a logical-sum matrix 48, and an initialization-routing matrix 50.
The latch matrix 40 may implement portions of certain search criteria. Some search criteria, e.g., some regular expressions, count only the first occurrence of a match or group of matches. The latch matrix 40 may include latches that record whether a match has occurred. The latches may be cleared during initialization, and periodically re-initialized during operation, as search criteria are determined to be satisfied or not further satisfiable—i.e., an earlier search term may need to be matched again before the search criterion could be satisfied.
The aggregation-routing matrix 42 may function similar to the activation-routing matrix 36. The aggregation-routing matrix 42 may receive signals indicative of matches on the detection bus 38 and may route the signals to different group-logic lines 53 connecting to the threshold-logic matrix 44. The aggregation-routing matrix 42 may also route outputs of the initialization-routing matrix 50 to the detection array 34 to reset portions of the detection array 34 when a search criterion is determined to be satisfied or not further satisfiable.
The threshold-logic matrix 44 may include a plurality of counters, e.g., 32-bit counters configured to count up or down. The threshold-logic matrix 44 may be loaded with an initial count, and it may count up or down from the count based on matches signaled by the recognition module. For instance, the threshold-logic matrix 44 may count the number of occurrences of a word in some length of text.
The outputs of the threshold-logic matrix 44 may be inputs to the logical-product matrix 46. The logical-product matrix 46 may selectively generate “product” results (e.g., “AND” function in Boolean logic). The logical-product matrix 46 may be implemented as a square matrix, in which the number of output products is equal the number of input lines from the threshold-logic matrix 44, or the logical-product matrix 46 may have a different number of inputs than outputs. The resulting product values may be output to the logical-sum matrix 48.
The logical-sum matrix 48 may selectively generate sums (e.g., “OR” functions in Boolean logic.) The logical-sum matrix 48 may also be a square matrix, or the logical-sum matrix 48 may have a different number of inputs than outputs. Since the inputs are logical products, the outputs of the logical-sum matrix 48 may be logical-Sums-of-Products (e.g., Boolean logic Sum-of-Product (SOP) form). The output of the logical-sum matrix 48 may be received by the initialization-routing matrix 50.
The initialization-routing matrix 50 may reset portions of the detection array 34 and the aggregation module 24 via the aggregation-routing matrix 42. The initialization-routing matrix 50 may also be implemented as a square matrix, or the initialization-routing matrix 50 may have a different number of inputs than outputs. The initialization-routing matrix 50 may respond to signals from the logical-sum matrix 48 and re-initialize other portions of the pattern-recognition processor 14, such as when a search criterion is satisfied or determined to be not further satisfiable.
The aggregation module 24 may include an output buffer 51 that receives the outputs of the threshold-logic matrix 44, the aggregation-routing matrix 42, and the logical-sum matrix 48. The output of the aggregation module 24 may be transmitted from the output buffer 51 to the CPU 20 (
The memory cells 58 may include any of a variety of types of memory cells. For example, the memory cells 58 may be volatile memory, such as dynamic random access memory (DRAM) cells having a transistor and a capacitor. The source and the drain of the transistor may be connected to a plate of the capacitor and the output conductor 56, respectively, and the gate of the transistor may be connected to one of the input conductors 37. In another example of volatile memory, each of the memory cells 58 may include a static random access memory (SRAM) cell. The SRAM cell may have an output that is selectively coupled to the output conductor 56 by an access transistor controlled by one of the input conductors 37. The memory cells 58 may also include nonvolatile memory, such as phase-change memory (e.g., an ovonic device), flash memory, silicon-oxide-nitride-oxide-silicon (SONOS) memory, magneto-resistive memory, or other types of nonvolatile memory. The memory cells 58 may also include flip-flops, e.g., memory cells made out of logic gates.
As illustrated by
To compare a term from the data stream 12 with the search term, the row decoder 28 may select the input conductor 37 coupled to memory cells 58 representing the received term. In
In response, the memory cell 58 controlled by the conductor 60 may output a signal indicative of the data that the memory cell 58 stores, and the signal may be conveyed by the output conductor 56. In this case, because the letter “e” is not one of the terms specified by the search-term cell 54, it does not match the search term, and the search-term cell 54 outputs a 0 value, indicating no match was found.
In
The search-term cells 54 may be configured to search for more than one term at a time. Multiple memory cells 58 may be programmed to store a 1, specifying a search term that matches with more than one term. For instance, the memory cells 58 representing the letters lowercase “a” and uppercase “A” may be programmed to store a 1, and the search-term cell 54 may search for either term. In another example, the search-term cell 54 may be configured to output a match if any character is received. All of the memory cells 58 may be programmed to store a 1, such that the search-term cell 54 may function as a wildcard term in a search criterion.
As illustrated by
The activation-routing matrix 36, in turn, may selectively activate the feature cells 63, 64, and 66 by writing to the memory cells 70 in the detection array 34. The activation-routing matrix 36 may activate feature cells 63, 64, or 66 according to the search criterion and which search term is being searched for next in the data stream 12.
In
As illustrated by
In
Next, the activation-routing matrix 36 may activate the feature cell 66, as illustrated by
In
The end of a search criterion or a portion of a search criterion may be identified by the activation-routing matrix 36 or the detection cell 68. These components 36 or 68 may include memory indicating whether their feature cell 63, 64, or 66 specifies the last search term of a search criterion or a component of a search criterion. For example, a search criterion may specify all sentences in which the word “cattle” occurs twice, and the recognition module may output a signal indicating each occurrence of “cattle” within a sentence to the aggregation module, which may count the occurrences to determine whether the search criterion is satisfied.
Feature cells 63, 64, or 66 may be activated under several conditions. A feature cell 63, 64, or 66 may be “always active”, meaning that it remains active during all or substantially all of a search. An example of an always active feature cell 63, 64, or 66 is the first feature cell of the search criterion, e.g., feature cell 63.
A feature cell 63, 64, or 66 may be “active when requested”, meaning that the feature cell 63, 64, or 66 is active when some condition precedent is matched, e.g., when the preceding search terms in a search criterion are matched. An example is the feature cell 64, which is active when requested by the feature cell 63 in
A feature cell 63, 64, or 66 may be “self activated”, meaning that once it is activated, it activates itself as long as its search term is matched. For example, a self activated feature cell having a search term that is matched by any numerical digit may remain active through the sequence “123456xy” until the letter “x” is reached. Each time the search term of the self activated feature cell is matched, it may activate the next feature cell in the search criterion. Thus, an always active feature cell may be formed from a self activating feature cell and an active when requested feature cell: the self activating feature cell may be programmed with all of its memory cells 58 storing a 1, and it may repeatedly activate the active when requested feature cell after each term. In some embodiments, each feature cell 63, 64, and 66 may include a memory cell in its detection cell 68 or in the activation-routing matrix 36 that specifies whether the feature cell is always active, thereby forming an always active feature cell from a single feature cell.
Search criteria with different numbers of search terms may be formed by allocating more or fewer feature cells to the search criteria. Simple search criteria may consume fewer resources in the form of feature cells than complex search criteria. This is believed to reduce the cost of the pattern-recognition processor 14 (
As illustrated by
In
In
Next, as illustrated by
The system 94 may include the CPU 20, memory 100, a memory bus controller 102, and a pattern-recognition bus controller 104. The memory bus controller 102 may be connected to the memory 100 by the memory bus 98 and to the CPU 20 by both an address and control bus 106 and a data bus 108. The pattern-recognition bus controller 104 may be connected to the pattern-recognition processor 14 by the pattern-recognition bus 96 and to the CPU 20 by an address and control bus 110 and a data bus 112. The pattern-recognition bus controller 104 may be a separate component, e.g., a chip, coupled to the CPU 20, or it may be integrated into the same component as the CPU 20, e.g., as a single chip or multi-chip module. Similarly, the memory bus controller 102 may be a separate component, or it may be integrated into the same component as the CPU 20. The pattern-recognition bus controller 104 and the memory bus controller 102 may be both integrally formed into the same component, or they may be separate components. Some embodiments may not include the memory 100 or the memory bus controller 102, which is not to suggest that any other feature described herein may not also be omitted.
The memory 100 may include a variety of different types of memory, such as dynamic random access memory (DRAM) or various types of nonvolatile memory, e.g., flash, phase-change memory, or a hard disk drive. The memory bus controller 102 may be configured to communicate with the memory 100 through one of a variety of different communication protocols, such as any of the bus revisions of Double Data rate Synchronous Dram (the double data rate (DDR) protocol, the DDR2 protocol, the DDR3 protocol, the DDR4 protocol), Synchronous DRAM (SDRAM) protocol, Serial Gigabit Media Independent Interface (SGMII) protocol, Inter-Integrated Circuit (I2C) protocol, Serial Peripheral Interface (SPI) protocol, Parallel Bus Interface (PBI) protocol, Secure Digital Interface (SDI) protocol, Personal Computer Memory Card Association (PCMCIA) protocol, Management Data Clock/Management Data Input/Output (MDC/MDIO) protocol, Peripheral Component Interconnect (PCI) protocol, PCI Express protocol or other communication protocols. Although implementation using DDR protocols shall be described in detail herein, any or all of the communication protocols provide the ability to accomplish the necessary communications to communicate address, control, data and status information. As referred to herein, data may include, but is not limited to: 1) information which is stored in the pattern-recognition processor which defines all aspects of the sought-after pattern recognition functions; 2) conventional data such as that which is stored in memory devices; and 3) the data stream which is sent to the pattern-recognition processor from which pattern-match results are sought. In some communications protocols, there is only a physical data bus, therefore address, control, data and status information are provided in the slots provisioned within the communications protocol.
The pattern-recognition bus controller 104 may be configured to communicate with the pattern-recognition processor 14 through a communication protocol that is similar or identical to that used by the memory bus controller 102. For example, the pattern-recognition bus 96 may include about the same number or exactly the same number of connections as the memory bus 98. The pattern-recognition bus controller 96 may use a communication protocol with similar or identical timing to the memory bus controller 102. For instance, the pattern-recognition bus controller 104 may operate in response to the same clock signal as the memory bus controller 102, or the pattern-recognition bus controller 104 may transmit and receive data during the same portions of a clock signal as the memory bus controller 102, e.g., during the rising and falling edge of the clock signal. The physical dimensions of the pattern-recognition bus 96 may be generally similar or identical to those of the memory bus 98. For example, the spacing between pin connectors or connection pads that connect to the pattern-recognition processor 14 and the memory 100 may be generally similar or identical.
Additionally, having the memory 100 and the pattern-recognition processor 14 on the same bus may provide the advantages, such as: eliminating the delays inherent in passing data from one bus to another, e.g., in a computer system having DDR3 main memory 100 and a pattern-recognition processor 14 on a PCIx bus there may be significant delay communicating between the pattern recognition processor 14 and main memory 100; Direct Memory Access (DMA) is faster and easier to implement on the same bus and may be performed by a single common pattern-recognition processor 14 and/or memory controller; Radio Frequency Interference (RFI) issues are simplified with a single bus; Electro-Static Discharge (ESD) issues are simplified and will be smaller; Printed-Circuit Assembly (PCA) is less expensive to produce with a single bus (e.g., smaller PCB size, elimination of an extra controller and passive components of the extra bus, reduced component insertion time, reduced power supply size, increased quality, etc.); and reduced power usage (e.g., due to the elimination of additional clocking and synchronization circuitry).
Some of the signals on the pattern-recognition bus 96 may connect to the same pin and serve the same function as the corresponding signals in the memory bus 98. For example, the clock signal 116, the clock enable signal 118, the reset signal 120, the data strobe signal 121, and the data mask signal 122 may have the same function on both buses 96 and 98 and the same position relative to the other portions of the buses 96 and 98. Other embodiments may include additional similar signals or fewer similar signals. For example, some older bus protocols may not support the reset signal, but any such function can be added as an extension to an existing protocol.
Some of the signals on the pattern-recognition bus 96 may be reinterpreted from their function on the memory bus 98. For example, the column select signal 124 may be interpreted as a bus enable signal by the pattern-recognition processor 14. The row address strobe signal 126, the column address strobe signal 128, the write enable signal 130, and the burst chop signal 132 may be interpreted by the pattern-recognition processor 14 as command decode signals 134 on the pattern-recognition bus 96.
Some of the signals on the pattern-recognition bus 96 may serve either the same function as on the memory bus 96 or different functions depending on a mode of operation of the pattern-recognition processor 14. For example, the address signals and block address signals 136 may convey address data when the pattern-recognition processor 14 is in a first mode of operation, command decode signals when the pattern-recognition processor 14 is in a second mode of operation, and register select signals when the pattern-recognition processor 14 is in a third mode of operation.
In another example, the data signals 138 on the memory bus 96 may be interpreted differently in different modes of operation. The data signals 138 may be interpreted as input search criteria by the pattern-recognition processor 14 when in a fourth mode of operation, e.g., a configuration mode. The search criteria may include settings for the feature cells 30 (
The output interrupt signal 114 may be selected by the pattern-recognition processor 14 in response to the data stream 12 (
Other embodiments may not include the output interrupt signal 114. The CPU 20 may determine whether the pattern-recognition processor 14 has detected a match by periodically polling the pattern-recognition processor 14 to determine whether the pattern-recognition processor 14 has detected a satisfied criterion. For example, data indicating a match may be stored in a register in the pattern-recognition processor 14, and the CPU 20 may read the values stored by that register to determine whether a match has been detected.
Next, a mode of the pattern-recognition processor may be changed, as illustrated by block 144. The mode may be changed by a signal sent by some other component, such as the CPU 20 (
Next, a second type of signal may be transmitted on the portion of the pattern-recognition bus, as illustrated by block 146. Transmitting the second type of signal may include transmitting one of the types of signal described above that is different from the first type of signal. The direction of transmission may be the same as that of the transmission described by block 142, or the direction may be different. For example, an input data stream may be transmitted to the pattern-recognition processor 14 (
Transmitting different signal types on the same bus portion during different modes of operation is believed to reduce the number of signal paths on the pattern-recognition bus 96 relative to buses that have separate signal paths for each signal type. Sharing signal paths is believed to allow the pattern-recognition bus 96 to be made more similar to the memory bus 98 described above, which is believed to simplify implementation of pattern-recognition processors.
While the invention may be susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, it should be understood that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the following appended claims.
The present application is a continuation of U.S. application Ser. No. 12/350,136, entitled “Buses for Pattern-Recognition Processors,” and filed Jan. 7, 2009, the entirety of which is incorporated by reference herein for all purposes.
Number | Name | Date | Kind |
---|---|---|---|
3849762 | Fujimoto et al. | Nov 1974 | A |
3921136 | Bar-Lev | Nov 1975 | A |
4011547 | Kimmel | Mar 1977 | A |
4014000 | Uno et al. | Mar 1977 | A |
4123695 | Hale et al. | Oct 1978 | A |
4153897 | Yasuda et al. | May 1979 | A |
4204193 | Schroeder | May 1980 | A |
4414685 | Sternberg | Nov 1983 | A |
4495571 | Staplin, Jr. et al. | Jan 1985 | A |
4748674 | Freeman | May 1988 | A |
5014327 | Potter et al. | May 1991 | A |
5028821 | Kaplinsky | Jul 1991 | A |
5216748 | Quenot et al. | Jun 1993 | A |
5257361 | Doi et al. | Oct 1993 | A |
5287523 | Allison et al. | Feb 1994 | A |
5291482 | McHarg et al. | Mar 1994 | A |
5300830 | Hawes | Apr 1994 | A |
5331227 | Hawes | Jul 1994 | A |
5357512 | Khaira et al. | Oct 1994 | A |
5371878 | Coker | Dec 1994 | A |
5377129 | Molvig et al. | Dec 1994 | A |
5459798 | Bailey et al. | Oct 1995 | A |
5524250 | Chesson | Jun 1996 | A |
5615237 | Chang et al. | Mar 1997 | A |
5659551 | Huott et al. | Aug 1997 | A |
5723984 | Sharpe-Geisler | Mar 1998 | A |
5754878 | Asghar et al. | May 1998 | A |
5790531 | Ellebracht et al. | Aug 1998 | A |
5881312 | Dulong | Mar 1999 | A |
5896548 | Ofek | Apr 1999 | A |
5956741 | Jones | Sep 1999 | A |
5986969 | Holder, Jr. | Nov 1999 | A |
6011407 | New | Jan 2000 | A |
6016361 | Hongu et al. | Jan 2000 | A |
6034963 | Minami et al. | Mar 2000 | A |
6041405 | Green | Mar 2000 | A |
6052766 | Betker et al. | Apr 2000 | A |
6058469 | Baxter | May 2000 | A |
6151644 | Wu | Nov 2000 | A |
6240003 | McElroy | May 2001 | B1 |
6279128 | Arnold | Aug 2001 | B1 |
6317427 | Augusta et al. | Nov 2001 | B1 |
6362868 | Silverbrook | Mar 2002 | B1 |
6400996 | Hoffberg et al. | Jun 2002 | B1 |
6606699 | Pechanek et al. | Aug 2003 | B2 |
6614703 | Pitts et al. | Sep 2003 | B2 |
6625740 | Datar et al. | Sep 2003 | B1 |
6633443 | Watanabe et al. | Oct 2003 | B1 |
6636483 | Pannell | Oct 2003 | B1 |
6640262 | Uppunda et al. | Oct 2003 | B1 |
6697979 | Vorbach et al. | Feb 2004 | B1 |
6700404 | Feng et al. | Mar 2004 | B1 |
6880087 | Carter | Apr 2005 | B1 |
6906938 | Kaginele | Jun 2005 | B2 |
6944710 | Regev et al. | Sep 2005 | B2 |
6977897 | Nelson et al. | Dec 2005 | B1 |
7010639 | Larson et al. | Mar 2006 | B2 |
7089352 | Regev et al. | Aug 2006 | B2 |
7013394 | Lingafelt et al. | Sep 2006 | B1 |
7146643 | Dapp et al. | Dec 2006 | B2 |
7176717 | Sunkavalli et al. | Feb 2007 | B2 |
7260558 | Cheng et al. | Aug 2007 | B1 |
7276934 | Young | Oct 2007 | B1 |
7305047 | Turner | Dec 2007 | B1 |
7358761 | Sunkavalli et al. | Apr 2008 | B1 |
7366352 | Kravec et al. | Apr 2008 | B2 |
7392229 | Harris et al. | Jun 2008 | B2 |
7428722 | Sunkavalli et al. | Sep 2008 | B2 |
7444434 | Kravec et al. | Oct 2008 | B2 |
7487131 | Harris et al. | Feb 2009 | B2 |
7487542 | Boulanger et al. | Feb 2009 | B2 |
7499464 | Ayrapetian et al. | Mar 2009 | B2 |
7725510 | Alicherry et al. | May 2010 | B2 |
7774286 | Harris | Aug 2010 | B1 |
7804719 | Chirania et al. | Sep 2010 | B1 |
7890923 | Elaasar | Feb 2011 | B2 |
7899052 | Hao et al. | Mar 2011 | B1 |
7917684 | Noyes et al. | Mar 2011 | B2 |
7970964 | Noyes | Jun 2011 | B2 |
8015530 | Sinclair et al. | Sep 2011 | B1 |
8020131 | Van Mau et al. | Sep 2011 | B1 |
8065249 | Harris et al. | Nov 2011 | B1 |
8140780 | Noyes | Mar 2012 | B2 |
8146040 | Janneck et al. | Mar 2012 | B1 |
8159900 | Moore et al. | Apr 2012 | B2 |
8209521 | Noyes et al. | Jun 2012 | B2 |
8239660 | Cervini | Aug 2012 | B2 |
8281395 | Pawlowski | Oct 2012 | B2 |
8294490 | Kaviani | Oct 2012 | B1 |
8402188 | Noyes et al. | Mar 2013 | B2 |
8536896 | Trimberger | Sep 2013 | B1 |
8593175 | Noyes et al. | Nov 2013 | B2 |
8648621 | Noyes et al. | Feb 2014 | B2 |
8680888 | Brown et al. | Mar 2014 | B2 |
8725961 | Noyes | May 2014 | B2 |
8782624 | Brown et al. | Jul 2014 | B2 |
8938590 | Noyes et al. | Jan 2015 | B2 |
9058465 | Noyes et al. | Jun 2015 | B2 |
9063532 | Brown | Jun 2015 | B2 |
9075428 | Brown | Jul 2015 | B2 |
9118327 | Noyes et al. | Aug 2015 | B2 |
9235798 | Brown et al. | Jan 2016 | B2 |
20020186044 | Agrawal et al. | Dec 2002 | A1 |
20030014579 | Heigl et al. | Jun 2003 | A1 |
20030107996 | Black et al. | Jun 2003 | A1 |
20030142698 | Parhl | Jul 2003 | A1 |
20030163615 | Yu | Aug 2003 | A1 |
20030200464 | Kidron | Oct 2003 | A1 |
20030226002 | Boutaud et al. | Dec 2003 | A1 |
20040100980 | Jacobs et al. | May 2004 | A1 |
20040125807 | Liu et al. | Jul 2004 | A1 |
20040151211 | Snider | Aug 2004 | A1 |
20040184662 | Kravec et al. | Sep 2004 | A1 |
20050154916 | Boulanger et al. | Jul 2005 | A1 |
20050251638 | Boutaud et al. | Nov 2005 | A1 |
20060158219 | Sunkavalli et al. | Jul 2006 | A1 |
20060195496 | Vadi et al. | Aug 2006 | A1 |
20060206875 | Ullmann et al. | Sep 2006 | A1 |
20060257043 | Chiu | Nov 2006 | A1 |
20060274001 | Guttag et al. | Dec 2006 | A1 |
20060288070 | Vadi et al. | Dec 2006 | A1 |
20070005869 | Balraj et al. | Jan 2007 | A1 |
20070075878 | Furodet et al. | Apr 2007 | A1 |
20070127482 | Harris et al. | Jun 2007 | A1 |
20070150623 | Kravec et al. | Jun 2007 | A1 |
20070282833 | McMillen | Dec 2007 | A1 |
20070283108 | Isherwood et al. | Dec 2007 | A1 |
20080040571 | Ferraiolo et al. | Feb 2008 | A1 |
20080126690 | Rajan et al. | May 2008 | A1 |
20080129334 | Sunkavalli et al. | Jun 2008 | A1 |
20080133874 | Capek et al. | Jun 2008 | A1 |
20080140661 | Pandya | Jun 2008 | A1 |
20080178031 | Dong-Han | Jul 2008 | A1 |
20080256347 | Eickemeyer et al. | Oct 2008 | A1 |
20080320053 | Iijima et al. | Dec 2008 | A1 |
20090044273 | Zhou et al. | Feb 2009 | A1 |
20090198952 | Khmeinitsky et al. | Aug 2009 | A1 |
20090204734 | Strait et al. | Aug 2009 | A1 |
20100100691 | Noyes et al. | Apr 2010 | A1 |
20100100714 | Noyes et al. | Apr 2010 | A1 |
20100115173 | Noyes | May 2010 | A1 |
20100115347 | Noyes | May 2010 | A1 |
20100118425 | Rafaelof | May 2010 | A1 |
20100138432 | Noyes | Jun 2010 | A1 |
20100138575 | Noyes | Jun 2010 | A1 |
20100138634 | Noyes | Jun 2010 | A1 |
20100138635 | Noyes | Jun 2010 | A1 |
20100145182 | Schmidt et al. | Jun 2010 | A1 |
20100175130 | Pawlowski | Jun 2010 | A1 |
20100174887 | Pawlowski | Jul 2010 | A1 |
20100174929 | Pawlowski | Jul 2010 | A1 |
20100185647 | Noyes | Jul 2010 | A1 |
20100325352 | Schuette et al. | Dec 2010 | A1 |
20100332809 | Noyes et al. | Dec 2010 | A1 |
20110004578 | Momma et al. | Jan 2011 | A1 |
20110145182 | Dlugosch | Jun 2011 | A1 |
20110145271 | Noyes et al. | Jun 2011 | A1 |
20110145544 | Noyes et al. | Jun 2011 | A1 |
20110161620 | Kaminski et al. | Jun 2011 | A1 |
20110208900 | Schuette et al. | Aug 2011 | A1 |
20110258360 | Noyes | Oct 2011 | A1 |
20110307233 | Tseng et al. | Dec 2011 | A1 |
20110307433 | Dlugosch | Dec 2011 | A1 |
20110307503 | Dlugosch | Dec 2011 | A1 |
20110320759 | Craddock et al. | Dec 2011 | A1 |
20120192163 | Glendenning et al. | Jun 2012 | A1 |
20120179854 | Noyes | Jul 2012 | A1 |
20120192164 | Xu et al. | Jul 2012 | A1 |
20120192165 | Xu et al. | Jul 2012 | A1 |
20120192166 | Xu et al. | Jul 2012 | A1 |
20130154685 | Noyes | Jun 2013 | A1 |
20130156043 | Brown et al. | Jun 2013 | A1 |
20130159239 | Brown et al. | Jun 2013 | A1 |
20130159670 | Noyes | Jun 2013 | A1 |
20130159671 | Brown et al. | Jun 2013 | A1 |
20130275709 | Gajapathy | Oct 2013 | A1 |
20140025923 | Noyes et al. | Jan 2014 | A1 |
20140225889 | Brown et al. | Jan 2014 | A1 |
20140067736 | Noyes | Mar 2014 | A1 |
20140204956 | Brown et al. | Jul 2014 | A1 |
20140279776 | Brown et al. | Sep 2014 | A1 |
20140325494 | Brown et al. | Oct 2014 | A1 |
Number | Date | Country |
---|---|---|
0476159 | Mar 1992 | EP |
0943995 | Sep 1999 | EP |
03044779 | Feb 1991 | JP |
08087462 | Apr 1996 | JP |
62006324 | Jan 1997 | JP |
10069459 | Mar 1998 | JP |
10111862 | Apr 1998 | JP |
2000231549 | Aug 2000 | JP |
2000347708 | Dec 2000 | JP |
1020080097573 | Nov 2008 | KR |
WO0065425 | Nov 2000 | WO |
WO0138978 | May 2001 | WO |
WO03039001 | May 2003 | WO |
WO2005036750 | Apr 2005 | WO |
WO2011114120 | Sep 2011 | WO |
Entry |
---|
Synchronous Dram, Micron Technology Inc, 2001, 67 pgs. |
Micron Technology, Inc., DDR2 SDRAM, Micron, http://download.micron.com/pdf/datasheets/dram/ddr2/256MbDDR2.pdf, 2003, 4 pgs. |
128Mbit GDDR SDRAM, Samsung Electronic, Dec. 2007, 19 pgs. |
Synchronous Dynamic Random Access Memory, <http://en.wikipedia.org/wiki/Synchronous_dynamic_random_access_memory>, accessed on May 26, 2010, 20 pgs. |
TW Application No. 098145589 Office Action dated Oct. 14, 2013 and translation, 24 pgs. |
JP Application No. 2011-54468 Office Action dated Aug. 26, 2014 and translation, 14 pgs. |
Beesley, K. R.; Arabic Morphology Using Only Finite-State Operations; Xerox Research Centre Europe; pp. 50-57; 1998. |
Bird, S. et al.; One-Level Phonology: Autosegmental Representations and Rules as Finite Automata; Association for Computational Linguistics; University of Edinburgh; vol. 20; No. 1; pp. 55-90; 1994. |
Bispo, I. et al.; Regular Expression Matching for Reconfigurable Packet Inspection; IEEE International Conference on Field Programmable Technology; 2006. |
Bispo, J. et al.; Synthesis of Regular Expressions Targeting FPGAs: Current Status and Open Issues; IST/INESC-ID, Libson, Portugal; pp. 1-12; 2007. |
Brodie, B. et al.; A scalable Architecture for High-Throughput Regular-Expression Pattern Matching; Exegy Inc.; pp. 1-12; 2006. |
Clark, C.; Design of Efficient FPGA Circuits for Matching Complex Patterns in Network Intrusion Detection Systems (Master of Science Thesis); Georgia Institute of Technology; pp. 1-56; Dec. 2003. |
Clark, C.; A Unified Model of Pattern-Matching Circuits for Field-Programmable Gate Arrays [Doctoral Dissertation]; Georgia Institute of Technology; pp. 1-177; 2006. |
Clark, C. et al.; Scalable Pattern Matching for High Speed Networks; Proceedings of the 12th Annual IEEE symposium on Field-Programmable Custom Computing Machines (FCCM'04);Georgia Institute of Technology; pp. 1-9; 2004. |
Clark, C. et al.; A Unified Model of Pattern-Matching Circuit Architectures; Tech Report GIT-CERCS-05-20;Georgia institute of Technology; pp. 1-17; 2005. |
Fide, S.; String Processing in Hardware; Scalable Parallel and Distributed Systems Lab; Proceedings of the 12th Annual IEEE symposium on Field-Programmable Custom Computing Machines (FCCM'04); School of Electrical and Computer Engineering; Georgia Institute of Technology; pp. 1-9; 2004. |
Fisk, M. et al.; Applying Fast String Matching to Intrusion Detection; Los Alamos National Laboratory; University of California San Diego; pp. 1-21; 2002. |
Korenek, J.; Traffic Scanner-Hardware Accelerated Intrusion Detection System; http://www.liberouter.org/ ; 2006. |
Kumar, S. et al.; Curing Regular Expressions matching Algorithms from Insomnia, Amnesia, and Acaluia; Department of Computer Science and Engineering; Washington University in St. Louis; pp. 1-17; Apr. 27, 2007. |
Lipdvski, G.; Dynamic Systolic Associative Memory Chip; IEEE; Department of Electrical and Computer Engineering; University of Texas at Austin; pp. 481-492; 1990. |
Lin, C. et al.; Optimization of Pattern Matching Circuits for Regular Expression on FPGA; IEEE Transactions on Very Large Scale Integrations Systems; vol. 15, No. 12, pp. 1-6; Dec. 2007. |
Schultz, K. et al.; Fully Parallel Integrated CAM/RAM Using Preclassification to Enable Large Capacities; IEEE Journal on Solid-State Circuits; vol. 31; No. 5; pp. 689-699; May 1996. |
Shafai, F. et al.; Fully Parallel 30-MHz, 2.5-Mb CAM; IEEE Journal of Solid-State Circuits, vol. 33; No. 11; pp. 1690-1696; Nov. 1998. |
Sidhu, R. et al.; Fast Regular Expression Pattern Matching using FPGAs; Department of EE-Systems; University of Southern California; pp. 1-12; 2001. |
Wada, T.; Multiobject Behavior Recognition Event Driven Selective Attention Method; IEEE; pp. 1-16; 2000. |
Yu, F.; High Speed Deep Packet inspection with Hardware Support; Electrical Engineering and Computer Sciences; University of California at Berkeley; pp. 1-217; Nov. 22, 2006. |
Freescale and Kaspersky® Accelerated Antivirus Solution Platform for OEM Vendors; Freescale Semiconductors Document; pp. 1-16; 2007. |
PCT/US2009/067534 International Search Report and Written Opinion dated Apr. 26, 2010. |
PCT/US2009/061649 International Search Report dated Feb. 15, 2010. |
Taiwan Application No. 098144804 Office Action dated Nov. 4, 2013 |
PCT/US2012/067992 International Search Report dated Mar. 28, 2013. |
PCT/US2012/068011 International Search Report dated Apr. 15, 2013. |
PCT/US2012/067999 International Search Report dated May 14, 2013. |
PCT/US2012/067995 International Search Report dated May 17, 2013. |
PCT/US2012/067988 International Search Report (Partial) dated Jun. 24, 2014. |
PCT/US2013/049744 International Search Report and Written Opinion dated Oct. 22, 2013. |
PCT/US2013/049748 International Search Report and Written Opinion dated Oct. 22, 2013. |
PCT/US2013/040755 International Search Report and Written Opinion dated Oct. 24, 2013. |
PCT/US2013/049753 International Search Report and Written Opinion dated Nov. 7, 2013. |
PCT/US2013/055434 International Search Report and Written Opinion dated Nov. 29, 2013. |
PCT/US2013/055438 International Search Report and Written Opinion dated Nov. 29, 2013. |
PCT/US2013/055436 International Search Report and Written Opinion dated Dec. 9, 2013. |
PCT/US2014/023589 International Search Report and Written Opinion dated Jul. 24, 2014. |
Soewito et al., “Self-Addressable Memory-Based FSM: A scalable Intrusion Detection Engine”, IEEE Network, pp. 14-21; Feb. 2009. |
Hurson A. R.; A VLSI Design for the Parallel Finite State Automation and Its Performance Evaluation as a Hardware Scanner; International Journal of Computer and Information Sciences, vol. 13, No. 6; 1984. |
Carpenter et al., “A Massively Parallel Architecture for a Self-Organizing Neural Pattern Recognition Machine”, Academic Press, Inc.; 1987. |
Cong et al., “Application-Specific Instruction Generation for Configurable Processor Architectures”, Computer Science Department, University of California, ACM; 2004. |
Glette et al., “An Online EHW Pattern Recognition System Applied to Face Image Recognition”, University of Oslo, Norway; 2007. |
Kawai et al., “An Adaptive Pattern Recognition Hardware with On-chip Shift Register-based Partial Reconfiguration”, IEEE; 2008. |
Kutrib et al., “Massively Parallel Pattern Recognition with Link Features”, IFIG Research Report 0003; 2000. |
Marculescu et al., Power Management of Multi-Core Systems: Challenges, Approaches, and Recent Developments Tutorial at ASPLOS, London, UK [online]; Mar. 4, 2012. |
Vitanen et al.; Image Pattern Recognition Using Configurable Logic Cell Array; New Advances in Computer Graphics; pp. 355-368; 1989. |
Yasunaga et al., “Kernel-based Pattern Recognition Hardware: Its Design Methodology Using Evolved Truth Tables”, IEEE, 2000. |
U.S. Appl. No. 60/652,738, filed Feb. 12, 2005, Harris. |
U.S. Appl. No. 61/788,364, filed Mar. 15, 2013, Brown et al. |
Number | Date | Country | |
---|---|---|---|
20190147278 A1 | May 2019 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 12350136 | Jan 2009 | US |
Child | 16249682 | US |