Patent Application
20110055827
The present application relates generally to an improved data processing apparatus and method and more specifically to an apparatus and method for providing an improved reconfigurable cache.
A cache is used to speed up data transfer and may be either temporary or permanent. Memory caches are in every computer to speed up instruction execution and data retrieval and updating. These temporary caches serve as staging areas, and their contents are constantly changing. A memory cache, or “CPU cache,” is a memory bank that bridges main memory and the central processing unit (CPU). A memory cache is faster than main memory and allows instructions to be executed and data to be read and written at higher speed. Instructions and data are transferred from main memory to the cache in fixed blocks, known as cache “lines.”
A virtual machine is an instance of an operating system along with one or more applications running in an isolated partition within a computer system. A virtual machine monitor enables different operating systems to run in the same computer at the same time and prevents applications from interfering with each other. This differs from a dual-boot or multi-boot environment, in which the user has to choose only one operating system at startup.
Each virtual machine is like a machine within the machine and functions as if it owns the entire computer. The operating systems in each virtual machine partition may be referred to as “guest operating systems,” and they communicate with the hardware via the virtual machine monitor (VMM). The VMM “virtualizes” the hardware, such as processors, memory, input/output (I/O) adapters, and other resources, for each virtual machine.
Using virtualization, multiple operating systems can run in the same server, eliminating the need to dedicate a single machine to one application. Old and new applications can run simultaneously with their respective operating systems in multiple core servers with many threads of execution, saving space and power consumption. New versions of an operating system and new applications can be deployed without purchasing new hardware.
In one illustrative embodiment, a method, in a data processing system, is provided for partitioning a shared cache in virtualized environments. The method comprises assigning a virtual identifier to a virtual machine and creating an entry for the virtual machine in a partition table. The entry comprises a vertical partition control and a horizontal partition control. The method further comprises receiving a cache access request from the virtual machine and responsive to the cache access request resulting in a cache miss, writing to the shared cache based on the vertical partition control and the horizontal partition control in the entry in the partition table corresponding to the virtual machine.
In other illustrative embodiments, a computer program product comprising a computer usable or readable medium having a computer readable program is provided. The computer readable program, when executed on a computing device, causes the computing device to perform various ones, and combinations of the operations outlined above with regard to the method illustrative embodiment.
In yet another illustrative embodiment, an apparatus is provided for partitioning a shared cache in virtualized environments. The apparatus comprises a shared cache array and a shared cache controller The shared cache controller is configured to receive a cache access request from a virtual machine and responsive to the cache access request resulting in a cache miss, write to the shared cache array based on a vertical partition control and a horizontal partition control in an entry in a partition table corresponding to the virtual machine.
These and other features and advantages of the present invention will be described in, or will become apparent to those of ordinary skill in the art in view of, the following detailed description of the example embodiments of the present invention.
The invention, as well as a preferred mode of use and further objectives and advantages thereof, will best be understood by reference to the following detailed description of illustrative embodiments when read in conjunction with the accompanying drawings, wherein:
The illustrative embodiments provide a mechanism in a virtual machine monitor for providing cache partitioning in virtualized environments. The mechanism assigns a virtual identification (ID) to each virtual machine in the virtualized environment. The processing core stores the virtual ID of the virtual machine in a special register. The mechanism also creates an entry for the virtual machine in a partition table.
The mechanism may partition a shared cache using a vertical (way) partition and/or a horizontal partition. The entry in the partition table includes a vertical partition control and a horizontal partition control. In accordance with an exemplary embodiment, for an 8-way cache, the vertical partition control comprises an 8-bit mask. In accordance with an exemplary embodiment, the horizontal partition control comprises a 4-bit mask and a 4-bit offset. The 4-bit mask determines a number of partitions, and the 4-bit offset determines the first position (row).
For each cache access, the virtual machine passes the virtual ID along with the address to the shared cache. If the cache access results in a miss, the shared cache uses the partition table to select a victim cache line for replacement.
Thus, the illustrative embodiments may be utilized in many different types of data processing environments including a distributed data processing environment, a single data processing device, or the like. In order to provide a context for the description of the specific elements and functionality of the illustrative embodiments,
With reference now to the figures and in particular with reference to
With reference now to the figures,
Processor unit 104 serves to execute instructions for software that may be loaded into memory 106. Processor unit 104 may be a set of one or more processors or may be a multi-processor core, depending on the particular implementation. Further, processor unit 104 may be implemented using one or more heterogeneous processor systems in which a main processor is present with secondary processors on a single chip. As another illustrative example, processor unit 104 may be a symmetric multi-processor system containing multiple processors of the same type.
Memory 106 and persistent storage 108 are examples of storage devices 116. A storage device is any piece of hardware that is capable of storing information, such as, for example, without limitation, data, program code in functional form, and/or other suitable information either on a temporary basis and/or a permanent basis. Memory 106, in these examples, may be, for example, a random access memory or any other suitable volatile or non-volatile storage device. Persistent storage 108 may take various forms depending on the particular implementation. For example, persistent storage 108 may contain one or more components or devices. For example, persistent storage 108 may be a hard drive, a flash memory, a rewritable optical disk, a rewritable magnetic tape, or some combination of the above. The media used by persistent storage 108 also may be removable. For example, a removable hard drive may be used for persistent storage 108.
Processing unit 104 may have cache 134. Cache 134 may be a level 0 (L0) and/or level 1 (L1) cache. Memory 106 may have cache 136, which may be, for example, a level 2 (L2) cache or level 3 (L3) cache. Memory 106 may be a shared memory that is shared among a plurality of threads or a plurality of processing units. Therefore, cache 136 may be a shared cache.
Communications unit 110, in these examples, provides for communications with other data processing systems or devices. In these examples, communications unit 110 is a network interface card. Communications unit 110 may provide communications through the use of either or both physical and wireless communications links.
Input/output unit 112 allows for input and output of data with other devices that may be connected to data processing system 100. For example, input/output unit 112 may provide a connection for user input through a keyboard, a mouse, and/or some other suitable input device. Further, input/output unit 112 may send output to a printer. Display 114 provides a mechanism to display information to a user.
Instructions for the operating system, applications and/or programs may be located in storage devices 116, which are in communication with processor unit 104 through communications fabric 102. In these illustrative examples the instruction are in a functional form on persistent storage 108. These instructions may be loaded into memory 106 for execution by processor unit 104. The processes of the different embodiments may be performed by processor unit 104 using computer implemented instructions, which may be located in a memory, such as memory 106.
These instructions are referred to as program code, computer usable program code, or computer readable program code that may be read and executed by a processor in processor unit 104. The program code in the different embodiments may be embodied on different physical or tangible computer readable media, such as memory 106 or persistent storage 108.
Program code 118 is located in a functional form on computer readable medium 120 that is selectively removable and may be loaded onto or transferred to data processing system 100 for execution by processor unit 104. Program code 118 and computer readable medium 120 form computer program product 122 in these examples. In one example, computer readable medium 120 may be in a tangible form, such as, for example, an optical or magnetic disc that is inserted or placed into a drive or other device that is part of persistent storage 108 for transfer onto a storage device, such as a hard drive that is part of persistent storage 108. In a tangible form, computer readable medium 120 also may take the form of a persistent storage, such as a hard drive, a thumb drive, or a flash memory that is connected to data processing system 100 The tangible form of computer readable medium 120 is also referred to as a computer recordable storage medium. In some instances, computer readable medium 120 may not be removable.
Alternatively, program code 118 may be transferred to data processing system 100 from computer readable medium 120 through a communications link to communications unit 110 and/or through a connection to input/output unit 112. The communications link and/or the connection may be physical or wireless in the illustrative examples. The computer readable media also may take the form of non-tangible media, such as communications links or wireless transmissions containing the program code.
In some illustrative embodiments, program code 118 may be downloaded over a network to persistent storage 108 from another device or data processing system for use within data processing system 100. For instance, program code stored in a computer readable storage medium in a server data processing system may be downloaded over a network from the server to data processing system 100. The data processing system providing program code 118 may be a server computer, a client computer, or some other device capable of storing and transmitting program code 118.
The different components illustrated for data processing system 100 are not meant to provide architectural limitations to the manner in which different embodiments may be implemented. The different illustrative embodiments may be implemented in a data processing system including components in addition to or in place of those illustrated for data processing system 100. Other components shown in
As another example, a storage device in data processing system 100 is any hardware apparatus that may store data. Memory 106, persistent storage 108 and computer readable medium 120 are examples of storage devices in a tangible form.
In another example, a bus system may be used to implement communications fabric 102 and may be comprised of one or more buses, such as a system bus or an input/output bus. Of course, the bus system may be implemented using any suitable type of architecture that provides for a transfer of data between different components or devices attached to the bus system. Additionally, a communications unit may include one or more devices used to transmit and receive data, such as a modem or a network adapter. Further, a memory may be, for example, memory 106 or a cache such as found in an interface and memory controller hub that may be present in communications fabric 102.
Virtual machine monitor 250 allocates resources 260 to virtual machines 210, 220, and 230. Resources 260 may include, for example, processors 261-263, memory 264 and 265, service processor 266, cache 267 and 268, storage 269, and I/O adapters 270-272. For example, virtual machine monitor 250 may assign a “virtual processor” to each virtual machine, which appears a single processor from the perspective of the virtual machine. A virtual processor may be a thread of a multi-threaded processor core, a processor core, a plurality of processor cores, a multiple core processor, or a plurality of processors.
Virtual machine monitor 250 performs a number of functions and services for virtual machines 210, 220, and 230 to create and enforce the partitioning of virtualized environment 200. Virtual machine monitor 250 may be software or firmware running on service processor 266, for example. Hypervisor software is an example of server firmware available from International Business Machines Corporation. Firmware is “software” stored in a memory chip that holds its content without electrical power, such as, for example, read-only memory (ROM), programmable ROM (PROM), erasable programmable ROM (EPROM), electrically erasable programmable ROM (EEPROM), and nonvolatile random access memory (nonvolatile RAM). Thus, virtual machine monitor 250 allows the simultaneous execution of independent operating system images 212, 222, and 232 by virtualizing all hardware resources of virtualized environment 200.
More particularly, resources 260 include cache 267 and cache 268. Therefore, cache 267 and cache 268 may be shared caches. Virtualized environments may require performance guarantees. For example, for a virtual machine to meet a performance target, the virtual machine may require a certain amount of cache. Therefore, the cache may be partitioned using cache coloring or way partitioning. However, interference in shared caches may be at odds with performance guarantees.
In accordance with an illustrative embodiment, a mechanism is provided in virtual machine monitor 250 for providing cache partitioning in virtualized environment 200. The mechanism assigns a virtual identification (ID) to each virtual machine 210, 220, and 230 in virtualized environment 200. The mechanism creates an entry for the virtual machine in a partition table. The mechanism may partition a shared cache using a vertical (way) partition and/or a horizontal partition. The entry in the partition table includes a vertical partition control and a horizontal partition control.
A processor core allocated to the virtual machine stores the virtual ID 402 in a special register. Virtual ID 402 is a part of the architecture state of the virtual machine; therefore, virtual ID 402 is saved during virtual machine switches. The virtual machine passes its virtual ID 402 to shared caches along with addresses. If a cache access results in a cache miss, the shared cache uses virtual ID 402 and partition table 410 to select a victim line.
The mask indicates what relative positions the virtual machine may use. In other words, the mask indicates how many partitions to use. The offset indicates where the first position is. Therefore, a mask of “0b0000” and an offset of “0b0001” indicates that a virtual machine uses partition 1. As another example, a mask of “0b0001” and an offset of “0b0010” indicates that a virtual machine uses partition 2 and partition 3.
A given address 610 comprises tag 612, partition ID 614, low index 616, and line offset 618. The partition ID 614 has the same number of bits as the mask 602. The result of the partition ID 614 AND the mask is the position of the first horizontal partition that this virtual machine may use. That result plus the offset 604 points to the corresponding position with the given address 610. The low index 616 is the index to the position of the corresponding row within the selected row.
After the corresponding row or congruence set is selected, the vertical partition information is used to select a victim line in the row. The vertical partition information may be used to extend known replacement policies. For example, a common replacement policy is to replace the least recently used (LRU) cache line. The LRU policy may be extended to select the LRU line stored in the vertical partitions that this virtual machine may use. If the bitmask 2502 for a virtual machine is “0b00110011”, the LRU line from way2, way3, way6, and way7 is selected as the victim line.
The number of vertical partitions must be less than or equal to the associativity (the size of each row) Each virtual machine must use a power of two number of horizontal partitions. Unused private partitions are not readily usable by other virtual machines.
In an alternative embodiment, partition information may be considered as a hint. In other words, a virtual machine may use the vertical and/or horizontal partitions allocated by the virtual machine monitor in the partition table, but may decide not to follow the allocated partitions. In one example embodiment, a virtual machine could choose unused lines before considering the allocated partitions in the partition table.
As will be appreciated by one skilled in the art, the present invention may be embodied as a system, method, or computer program product. Accordingly, the present invention may take the form of an entirely hardware embodiment, an entirely software embodiment (including firmware, resident software, micro-code, etc.) or an embodiment combining software and hardware aspects that may all generally be referred to herein as a “circuit,” “module” or “system.” Furthermore, the present invention may take the form of a computer program product embodied in any tangible medium of expression having computer usable program code embodied in the medium.
Any combination of one or more computer usable or computer readable medium(s) may be utilized. The computer-usable or computer-readable medium may be, for example, but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, device, or propagation medium. More specific examples (a non-exhaustive list) of the computer-readable medium would include the following: an electrical connection having one or more wires, a portable computer diskette, a hard disk, a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or Flash memory), an optical fiber, a portable compact disc read-only memory (CDROM), an optical storage device, a transmission media such as those supporting the Internet or an intranet, or a magnetic storage device. Note that the computer-usable or computer-readable medium could even be paper or another suitable medium upon which the program is printed, as the program can be electronically captured, via, for instance, optical scanning of the paper or other medium, then compiled, interpreted, or otherwise processed in a suitable manner, if necessary, and then stored in a computer memory. In the context of this document, a computer-usable or computer-readable medium may be any medium that can contain, store, communicate, propagate, or transport the program for use by or in connection with the instruction execution system, apparatus, or device. The computer-usable medium may include a propagated data signal with the computer-usable program code embodied therewith, either in baseband or as part of a carrier wave. The computer usable program code may be transmitted using any appropriate medium, including but not limited to wireless, wireline, optical fiber cable, radio frequency (RF), etc.
Computer program code for carrying out operations of the present invention may be written in any combination of one or more programming languages, including an object oriented programming language such as Java™, Smalltalk™, C++ or the like and conventional procedural programming languages, such as the “C” programming language or similar programming languages. The program code may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server. In the latter scenario, the remote computer may be connected to the user's computer through any type of network, including a local area network (LAN) or a wide area network (WAN), or the connection may be made to an external computer (for example, through the Internet using an Internet Service Provider). In addition, the program code may be embodied on a computer readable storage medium on the server or the remote computer and downloaded over a network to a computer readable storage medium of the remote computer or the users' computer for storage and/or execution. Moreover, any of the computing systems or data processing systems may store the program code in a computer readable storage medium after having downloaded the program code over a network from a remote computing system or data processing system,
The illustrative embodiments are described below with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems) and computer program products according to the illustrative embodiments of the invention. It will be understood that each block of the flowchart illustrations and/or block diagrams, and combinations of blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions/acts specified in the flowchart and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer-readable medium that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable medium produce an article of manufacture including instruction means which implement the function/act specified in the flowchart and/or block diagram block or blocks.
The computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide processes for implementing the functions/acts specified in the flowchart and/or block diagram block or blocks.
The flowchart and block diagrams in the figures illustrate the architecture, functionality, and operation of possible implementations of systems, methods and computer program products according to various embodiments of the present invention. In this regard, each block in the flowchart or block diagrams may represent a module, segment, or portion of codes which comprises one or more executable instructions for implementing the specified logical function(s). It should also he noted that, in some alternative implementations, the functions noted in the block may occur out of the order noted in the Figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems that perform the specified functions or acts, or combinations of special purpose hardware and computer instructions.
Thus, the illustrative embodiments provide mechanisms in a virtual machine monitor for providing cache partitioning in virtualized environments. The mechanism assigns a virtual identification (ID) to each virtual machine in the virtualized environment. The processing core stores the virtual ID of the virtual machine in a special register. The mechanism also creates an entry for the virtual machine in a partition table. The mechanism may partition a shared cache using a vertical (way) partition and/or a horizontal partition. The entry in the partition table includes a vertical partition control and a horizontal partition control. For each cache access, the virtual machine passes the virtual ID along with the address to the shared cache. If the cache access results in a miss, the shared cache uses the partition table to select a victim cache line for replacement.
The mechanism of the illustrative embodiments does not require a change to the guest operating systems in the virtual machines. Furthermore, the mechanisms of the illustrative embodiments add very little complexity to the cache, because they do not require any changes to the cache arrays. The cache partition table is very small. For example, a 16-bit entry for each virtual machine (8 bits for vertical partitions and 8 bits for horizontal partitions) allows 128 partitions.
The cache partitioning by the mechanisms of the illustrative embodiments allows for flexible partitioning, allowing various degrees of sharing and privation. A line may go to multiple partitions. The illustrative embodiments may be orthogonal to many software-based cache coloring techniques.
As noted above, it should be appreciated that the illustrative embodiments may take the form of an entirely hardware embodiment, an entirely software embodiment or an embodiment containing both hardware and software elements. In one example embodiment, the mechanisms of the illustrative embodiments are implemented in software or program code, which includes but is not limited to firmware, resident software, microcode, etc.
A data processing system suitable for storing and/or executing program code will include at least one processor coupled directly or indirectly to memory elements through a system bus. The memory elements can include local memory employed during actual execution of the program code, bulk storage, and cache memories which provide temporary storage of at least some program code in order to reduce the number of times code must be retrieved from bulk storage during execution.
Input/output or I/O devices (including but not limited to keyboards, displays, pointing devices, etc.) can be coupled to the system either directly or through intervening I/O controllers. Network adapters may also be coupled to the system to enable the data processing system to become coupled to other data processing systems or remote printers or storage devices through intervening private or public networks. Modems, cable modems and Ethernet cards are just a few of the currently available types of network adapters.
The description of the present invention has been presented for purposes of illustration and description, and is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art. The embodiment was chosen and described in order to best explain the principles of the invention, the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
