Camera system with minimal area monolithic CMOS image sensor

Abstract

The disclosure extends to methods, systems, and computer program products for digitally imaging with area limited image sensors, such as within a lumen of an endoscope.

Description

BACKGROUND

Advances in technology have provided advances in imaging capabilities for medical use. One area that has enjoyed some of the most beneficial advances may be that of endoscopic surgical procedures because of the advances in the components that make up an endoscope. Conventional endoscopes used in, e.g., arthroscopy and laparoscopy are designed such that the image sensors are placed at the proximal end of the device, within the hand-piece unit. In such a configuration, the endoscope unit should transmit the incident light along its length toward the sensor via a complex set of precisely coupled optical components, with minimal loss and distortion. The cost of the endoscope unit may be dominated by the optics, since the components are expensive and the manufacturing process may be labor intensive. Furthermore, this type of scope may be mechanically delicate and relatively minor impacts can easily damage the components or upset the relative alignments thereof. This necessitates frequent, expensive repair cycles in order to maintain image quality.

What may be needed are methods and systems for providing reduced area image sensors for endoscopic medical use that may be capable of maintaining high quality video streams in reduced light environments. Reducing the area of the sensor allows it to be located at the distal end of the endoscope, therefore greatly reducing cost. This introduces the possibility of single-use endoscopes, requiring no repair or sterilization cycles. Alternatively they may be disassembled after and have some of their components recycled.

As may be seen, the disclosure provides methods and systems that can do this in an efficient and elegant manner that will be disclosed herein and will be further enabled by the discussion in the specification and the accompanying figures.

BRIEF DESCRIPTION OF THE DRAWINGS

Non-limiting and non-exhaustive implementations of the disclosure are described with reference to the following figures, wherein like reference numerals refer to like parts throughout the various views unless otherwise specified. Advantages of the disclosure may become better understood with regard to the following description and accompanying drawings where:

FIG. 1A illustrates an implementation of a pixel array common in the prior art;

FIG. 1B illustrates an implementation of a pixel array made in accordance with the principles and teachings of the disclosure having optical black pixels formed into optical black columns;

FIG. 1C illustrates a schematic of system circuitry and complementary system hardware in accordance with the principles and teachings of the disclosure;

FIG. 2 illustrates an example pixel array showing the relationships between active recording pixel columns and optical black pixel columns in accordance with the principles and teachings of the disclosure;

FIG. 3 illustrates an example pixel array showing the relationships between active recording pixel columns and reduced number of optical black pixel columns in accordance with the principles and teachings of the disclosure;

FIG. 4 illustrates a hardware flow chart of an example method according to one implementation in accordance with the principles and teachings of the disclosure;

FIG. 5 illustrates a hardware flow chart of an example method according to one implementation in accordance with the principles and teachings of the disclosure;

FIG. 6 illustrates a flow chart of an example method and hardware schematics for use with a partitioned light system according to one implementation in accordance with the principles and teachings of the disclosure;

FIG. 7 illustrates a flow chart of an example method according to one implementation in accordance with the principles and teachings of the disclosure;

FIG. 8A illustrates a flow chart of an example method according to one implementation in accordance with the principles and teachings of the disclosure;

FIG. 8B illustrates a flow chart of an example method according to one implementation in accordance with the principles and teachings of the disclosure;

FIG. 9 illustrates a flow chart of an example method according to one implementation;

FIG. 10 illustrates a hardware flow chart of an example method according to one implementation in accordance with the principles and teachings of the disclosure;

FIGS. 11A and 11B illustrate an implementation having a plurality of pixel arrays for producing a three dimensional image in accordance with the teachings and principles of the disclosure;

FIGS. 12A and 12B illustrate a perspective view and a side view, respectively, of an implementation of an imaging sensor built on a plurality of substrates, wherein a plurality of pixel columns forming the pixel array are located on the first substrate and a plurality of circuit columns are located on a second substrate and showing an electrical connection and communication between one column of pixels to its associated or corresponding column of circuitry; and

FIGS. 13A and 13B illustrate a perspective view and a side view, respectively, of an implementation of an imaging sensor having a plurality of pixel arrays for producing a three dimensional image, wherein the plurality of pixel arrays and the image sensor are built on a plurality of substrates.

DETAILED DESCRIPTION

The disclosure extends to methods, systems, and computer program products for providing advanced endoscopes and uses thereof during medical procedures. In the following discussion of the disclosure, reference may be made to the accompanying drawings, which form a part hereof, and in which may be shown by way of illustration specific implementations in which the disclosure may be practiced. It may be understood that other implementations may be utilized, and structural changes may be made without departing from the scope of the disclosure.

Conventional endoscopes used in arthroscopy and laparoscopy are designed such that the image sensors are placed at the proximal end of the device, within the hand-piece unit. In such a configuration, the endoscope unit should transmit the incident light along its length toward the sensor via a complex set of precisely coupled optical components, with minimal loss and distortion. The cost of the endoscope unit may be dictated by the costs associated with the optics, since the components are expensive and the manufacturing process may be labor intensive.

A solution to the above short comings may be to place the image sensor within the endoscope itself at the distal end within the lumen, thereby potentially providing greater optical simplicity, robustness and economy that may be universally realized within related devices such as for example cell phone cameras. An acceptable solution to this approach may be by no means trivial however as it introduces its own set of engineering challenges, not least of which may be the fact that the sensor should fit within a highly confined area.

Placing aggressive constraints on sensor area may result in fewer and/or smaller pixels. Accordingly, lowering the pixel count directly affects the spatial resolution. Reducing the pixel area also may reduce the available signal capacity and the sensitivity. Lowering the signal capacity reduces the dynamic range i.e. the ability of the camera to simultaneously capture all of the useful information from scenes with large ranges of luminosity. There are various methods to extend the dynamic range of imaging systems beyond that of the pixel itself. All of them have some kind of penalty however, (e.g. in resolution or frame rate) and they can introduce or emphasize undesirable artifacts which become problematic in extreme cases. Alternatively, reducing the sensitivity has the consequence that greater light power may be required to bring the darker regions of the scene to acceptable signal levels. Lowering the F-number may compensate for a loss in sensitivity too, but at the cost of spatial distortion and reduced depth of focus.

In imaging sensor technology, CMOS images sensors have largely displaced conventional CCD imagers in modern camera applications such as endoscopy, owing to their greater ease of integration and operation, superior or comparable image quality, greater versatility and lower cost. Yet CMOS sensors bring certain undesirable traits that should be accounted for in order to achieve optimal results.

Image sensors may include the circuitry necessary to convert the image information into digital data and may have various levels of digital processing incorporated on the sensor chip itself. The digital processes may range from basic algorithms for the purpose of correcting non-idealities of the CMOS sensors which may arise from variations in amplifier behavior, to full image signal processing (ISP) chains, which provide video data in the standard sRGB color space (cameras-on-chip).

The desired degree of sensor complexity for a given camera system may be driven by several factors, one of which may be the available physical space for the image sensor. The most extreme functionally minimal CMOS sensor would have only the basic pixel array plus a degree of serializing and buffering circuits to drive the analog data off chip. All of the timing signals required to operate and read out the pixels may be provided externally. The need to supply the control signals externally, may add many pads which consume significant real estate that would be better used for gathering light. Therefore it doesn't necessarily follow that minimal functionality near the pixel array equates to minimal area usage because of the need of electrical communication connections.

If the support circuits are to be placed remotely and if the second stage may be an appreciable distance from the sensor, it becomes much more desirable to transmit the data in the digital domain, because it may be rendered nearly immune to interference noise and signal degradation. There may be a strong desire to minimize the number of conductors since that reduces the number of pads on the sensor (which consume space), in addition to increasing the complexity and cost of camera manufacture. Although the addition of analog to digital conversion to the sensor may be necessitated, the additional area may be offset to a degree, of not having to compensate for the signal degradation associated with buffering and transmitting an analog signal. In terms of area consumption, given the typical feature size available in CIS technologies, it may be preferable to have all of the internal logic signals be generated on chip via a set of control registers and a simple command interface controlling the registers as seen in FIG. 9.

High definition imaging with reduced pixel counts in a highly controlled illumination environment may be accomplished by virtue of frame by frame pulsed color switching at the light source in conjunction with high frames capture rates and a specially designed monochromatic sensor. Since the pixels of a reduced area image sensor may be color agnostic, the effective spatial resolution may be appreciably higher than for their color (usually Bayer-pattern filtered) counterparts in conventional single-sensor cameras. They also may have higher quantum efficiency since far fewer incident photons are wasted. Moreover, Bayer based spatial color modulation requires that the MTF of the accompanying optics be lowered compared with the monochrome case, in order to blur out the color artifacts associated with the Bayer pattern. This has a detrimental impact on the actual spatial resolution that can be realized with color sensors.

This particular disclosure may be also concerned with a system solution for endoscopy applications in which the image sensor may be resident at the distal end of the endoscope. In striving for a minimal area sensor based system, there are other design aspects that can be developed, as described herein, beyond the obvious reduction in pixel count. In particular, the area of the digital portion of the chip should be minimized, as should the number of connections to the chip (pads). This disclosure describes novel methods that accomplish those goals for the realization of such a system. This involves the design of a full-custom CMOS image sensor with several novel features.

Implementations of the disclosure may comprise or utilize a special purpose or general-purpose computer including computer hardware, such as, for example, one or more processors and system memory, as discussed in greater detail below. Implementations within the scope of the disclosure may also include physical and other computer-readable media for carrying or storing computer-executable instructions and/or data structures. Such computer-readable media can be any available media that can be accessed by a general purpose or special purpose computer system. Computer-readable media that store computer-executable instructions are computer storage media (devices). Computer-readable media that carry computer-executable instructions are transmission media. Thus, by way of example, and not limitation, implementations of the disclosure can comprise at least two distinctly different kinds of computer-readable media: computer storage media (devices) and transmission media.

Computer storage media (devices) includes RAM, ROM, EEPROM, CD-ROM, solid state drives (“SSDs”) (e.g., based on RAM), Flash memory, phase-change memory (“PCM”), other types of memory, other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other medium which can be used to store desired program code means in the form of computer-executable instructions or data structures and which can be accessed by a general purpose or special purpose computer.

A “network” may be defined as one or more data links that enable the transport of electronic data between computer systems and/or modules and/or other electronic devices. When information may be transferred or provided over a network or another communications connection (either hardwired, wireless, or a combination of hardwired or wireless) to a computer, the computer properly views the connection as a transmission medium. Transmissions media can include a network and/or data links which can be used to carry desired program code means in the form of computer-executable instructions or data structures and which can be accessed by a general purpose or special purpose computer. Combinations of the above should also be included within the scope of computer-readable media.

Further, upon reaching various computer system components, program code means in the form of computer-executable instructions or data structures that can be transferred automatically from transmission media to computer storage media (devices) (or vice versa). For example, computer-executable instructions or data structures received over a network or data link can be buffered in RAM within a network interface module (e.g., a “NIC”), and then eventually transferred to computer system RAM and/or to less volatile computer storage media (devices) at a computer system. RAM can also include solid state drives (SSDs or PCIx based real time memory tiered Storage, such as FusionIO). Thus, it should be understood that computer storage media (devices) can be included in computer system components that also (or even primarily) utilize transmission media.

Computer-executable instructions comprise, for example, instructions and data which, when executed at a processor, cause a general purpose computer, special purpose computer, or special purpose processing device to perform a certain function or group of functions. The computer executable instructions may be, for example, binaries, intermediate format instructions such as assembly language, or even source code. Although the subject matter has been described in language specific to structural features and/or methodological acts, it may be to be understood that the subject matter defined in the appended claims may be not necessarily limited to the described features or acts described above. Rather, the described features and acts are disclosed as example forms of implementing the claims.

Those skilled in the art may appreciate that the disclosure may be practiced in network computing environments with many types of computer system configurations, including, personal computers, desktop computers, laptop computers, message processors, hand-held devices, hand pieces, camera control units, multi-processor systems, microprocessor-based or programmable consumer electronics, network PCs, minicomputers, mainframe computers, mobile telephones, PDAs, tablets, pagers, routers, switches, various storage devices, and the like. The disclosure may also be practiced in distributed system environments where local and remote computer systems, which are linked (either by hardwired data links, wireless data links, or by a combination of hardwired and wireless data links) through a network, both perform tasks. In a distributed system environment, program modules may be located in both local and remote memory storage devices.

Further, where appropriate, functions described herein can be performed in one or more of: hardware, software, firmware, digital components, or analog components. For example, one or more application specific integrated circuits (ASICs) and programmable gate arrays (PGA) can be programmed to carry out one or more of the systems and procedures described herein. Certain terms are used throughout the following description and Claims to refer to particular system components. As one skilled in the art may appreciate, components may be referred to by different names. This document does not intend to distinguish between components that differ in name, but not function.

Image sensors may incorporate special purpose, optically blind or optical black (OB) rows (at the top and/or bottom of the array) and columns (to the right and/or left of the array), for the purpose of offset calibration. An example layout of an image sensor 101 having pixels 105 in a record area along with top and bottom OB rows 109, and left and right OB columns 107 may be shown in FIG. 1A. The OB rows 109 are usually used to monitor the analog pixel black level, for the OB clamp algorithm. OB rows 109 are also typically used by a digital algorithm for the purpose of cancelling column fixed pattern noise or FPN (CFPN). In an embodiment, a guard ring 111 may surround the circumference of the image sensor 101. OB columns 107 on the other hand, usually have the purpose of assessing the line offset as a means to cancel out any line-noise. Since line-noise may be temporal, the offset should be computed anew for each line in every frame.

An overall reduction in the size of the pixel array can be achieved by removing the OB rows 109 and using the OB columns 107 instead of OB rows 109 for the OB clamp algorithm (see discussion below). In an implementation, all FPN types, including CFPN, may be cancelled by acquiring frames of dark data, thereby negating the need for a dedicated CFPN correction and its associated OB rows 109. FIG. 1B shows an example of just such an image sensor 101 and a pixel array 105 in which there are no OB rows present, but instead comprise OB columns 107.

FIG. 1C may be a block diagram illustrating an example computing device 100. Computing device 100 may be used to perform various procedures, such as those discussed herein. Computing device 100 can function as a server, a client, or any other computing entity. Computing device can perform various monitoring functions as discussed herein, and can execute one or more application programs, such as the application programs described herein. Computing device 100 can be any of a wide variety of computing devices, such as a desktop computer, a notebook computer, a server computer, a handheld computer, tablet computer and the like.

Computing device 100 includes one or more processor(s) 102, one or more memory device(s) 104, one or more interface(s) 106, one or more mass storage device(s) 108, one or more Input/Output (I/O) device(s) 110, and a display device 130 all of which are coupled to a bus 112. Processor(s) 102 include one or more processors or controllers that execute instructions stored in memory device(s) 104 and/or mass storage device(s) 108. Processor(s) 102 may also include various types of computer-readable media, such as cache memory.

Memory device(s) 104 include various computer-readable media, such as volatile memory (e.g., random access memory (RAM) 114) and/or nonvolatile memory (e.g., read-only memory (ROM) 116). Memory device(s) 104 may also include rewritable ROM, such as Flash memory.

Mass storage device(s) 108 include various computer readable media, such as magnetic tapes, magnetic disks, optical disks, solid-state memory (e.g., Flash memory), and so forth. As shown in FIG. 1C, a particular mass storage device may be a hard disk drive 124. Various drives may also be included in mass storage device(s) 108 to enable reading from and/or writing to the various computer readable media. Mass storage device(s) 108 include removable media 126 and/or non-removable media.

I/O device(s) 110 include various devices that allow data and/or other information to be input to or retrieved from computing device 100. Example I/O device(s) 110 include cursor control devices, keyboards, keypads, microphones, monitors or other display devices, speakers, printers, network interface cards, modems, lenses, CCDs or other image capture devices, and the like.

Display device 130 includes any type of device capable of displaying information to one or more users of computing device 100. Examples of display device 130 include a monitor, display terminal, video projection device, and the like.

A pixel array 135 may also be included and may operate remotely relative to other circuits within the system.

Interface(s) 106 include various interfaces that allow computing device 100 to interact with other systems, devices, or computing environments. Example interface(s) 106 may include any number of different network interfaces 120, such as interfaces to local area networks (LANs), wide area networks (WANs), wireless networks, and the Internet. Other interface(s) include user interface 118 and peripheral device interface 122. The interface(s) 106 may also include one or more user interface elements 118. The interface(s) 106 may also include one or more peripheral interfaces such as interfaces for printers, pointing devices (mice, track pad, etc.), keyboards, and the like.

Bus 112 allows processor(s) 102, memory device(s) 104, interface(s) 106, mass storage device(s) 108, and I/O device(s) 110 to communicate with one another, as well as other devices or components coupled to bus 112. Bus 112 represents one or more of several types of bus structures, such as a system bus, PCI bus, IEEE 1394 bus, USB bus, and so forth.

For purposes of illustration, programs and other executable program components are shown herein as discrete blocks, although it may be understood that such programs and components may reside at various times in different storage components of computing device 100, and are executed by processor(s) 102. Alternatively, the systems and procedures described herein can be implemented in hardware, or a combination of hardware, software, and/or firmware. For example, one or more application specific integrated circuits (ASICs) can be programmed to carry out one or more of the systems and procedures described herein on the fly or before the initialization of the system.

The number of OB columns might typically be 100 or more, depending on space constraints etc. The more OBs that are available the greater the line-offset precision may be. Greater precision means lower line noise, post-correction. Normally, all of the available physical OBs would be read for each line as shown in FIG. 2. A further degree of array size reduction can be achieved if, instead of having the requisite number of physical OB pixels, (given a certain precision target), a smaller number of physical pixels are implemented are they re-sampled multiple times during the horizontal readout process. This approach is illustrated in FIG. 3.

Raw CMOS image sensor data present at the output of the digitizer may be far from ideal. It may often be the case that the optimal order with which to read out a horizontal row of pixels does not equate to the actual physical order within the array. Also, raw data usually reveals undesirable artifacts that reflect the nature of the readout architecture too, which become very evident in situations of low light and correspondingly high gain. These readout artifacts may typically include column FPN, arising from the variation in offset from column to column and temporal line-noise which can result from circuit resets associated with the horizontal readout process.

Another property of CMOS sensors may be that a certain degree of dark signal may be generated by the photodiode within the pixel. The amount of integrated signal arising from this current depends on both the exposure time and the temperature. Since this dark signal may be indistinguishable from photo-signal, changes in it translate to changes in signal pedestal in the analog domain. In order that the available dynamic range of the ADC be fully exploited, it may be important that the dark signal be sampled and adjusted for. FIG. 4 illustrates how this may be usually done in CMOS sensors. Data from the OB pixels may be averaged in the on-chip logic and compared to a target digital black level. Continuous adjustments are made to an input offset voltage in order to make the black level as close to the target as possible. This may be referred to as the black clamp or OB clamp process.

The majority of commercially available sensors incorporate the logic on-chip to perform the black-clamp and the digital noise corrections. This logic does not have to be resident on sensor, however and in an effort to develop a camera system with a minimal area sensor, it makes sense to migrate these corrections to the image signal processing chain (ISP). This actually has a net advantage as regards overall system performance, since the corrections are less resource limited if they are resident in an FPGA or ASIC with lots of available logic gates and RAM.

FIG. 5 shows how the OB clamp logic may be moved off of the sensor (along with the sensor correction algorithms). In this case, information about the analog adjustments from the OB clamp logic may be transmitted to the sensor by means of instructions, via its command interface.

FIG. 6 shows an example implementation of the front-end of an ISP which has been developed in the context of a system incorporating a minimal area sensor. In this example there are two digitizers on the sensor, converting the even and odd-numbered columns respectively and transmitting serial data on two differential ports.

Following de-serialization, the first process may be concerned with reconstructing the line for each port into the appropriate order. The next two correction blocks, dealing with the black clamp and the line noise correction, are both data-path specific, i.e. the two chains would be treated separately.

Black Clamp—The flowchart in FIG. 7 may be an example of how the OB clamp logic might typically operate within a conventional CMOS imaging system on chip. There might typically be multiple samples and analog adjustments made per frame, from multiple OB rows, while the OB-row pixels are present in the digital readout path. As discussed earlier, for a minimal area sensor, the number of OB pixels should be reduced to the minimum necessary and this can be accomplished by eliminating the OB rows and using the OB columns to calibrate the black clamp as well as the line-noise. The flowchart in FIGS. 8A and 8B outline a method of accomplishing this. The basic idea may be to accumulate the set of measured, uncorrected line offsets for the whole frame and use the final estimate to make the black clamp adjustment. Meanwhile each individual line offset estimate may be fed to a later process in order to make a digital adjustment to the individual line.

The adjustment of the black clamp level may be done by means of controlling a DC voltage (V_blackclamp) using a DAC or charge pump on the sensor. Pixel voltage offsets entering the ADC move around due to dark current in the photodiode e.g., therefore the DAC needs to be regularly adjusted by assessing the black offset in the digital domain.

Individual OB pixels which do not behave normally may badly degrade the quality of the black offset measurements; therefore it may be very important to deal with them. A good approach may be to take for each OB pixel, the median of a group of 5 including the pixel in question and its four nearest neighbors. The final line offset estimate would then be taken as the mean of all the medians. Some provision should be made not to lose statistics at the beginning and the end, such as buffering the whole sample of OBs and wrapping around the sample of 5. This necessitates pipelining the data, resulting in a delay equal to at least the total number of OBs per ADC channel, per row.

Line offset estimate for even channel (assuming two ADCs with odd-even interspersion), row # r:

$L_{r,\mathrm{even}}=\frac{2·\sum _{i=0,2,4\dots }^{N_{\mathrm{OB}}-2}{\mu }_i}{N_{\mathrm{OB}}}$

Line offset Where N_OB may be the total number of OB pixels per row and μ_i may be the median for OB pixel i, computed thus:

${\mu }_0=\mathrm{median}\lfloor x_{\left(N_{\mathrm{OB}}-4\right)},x_{\left(N_{\mathrm{OB}}-2\right)},x_0,x_2,x_4\rfloor$ ${\mu }_2=\mathrm{median}\lfloor x_{\left(N_{\mathrm{OB}}-2\right)},x_0,x_2,x_4,x_6\rfloor$ ${\mu }_4=\mathrm{median}\lfloor x_0,x_2,x_4,x_6,x_8\rfloor$ $\dots$ ${\mu }_{\left(N_{\mathrm{OB}}-2\right)}=\mathrm{median}\lfloor x_{\left(N_{\mathrm{OB}}-6\right)},x_{\left(N_{\mathrm{OB}}-4\right)},x_{\left(N_{\mathrm{OB}}-2\right)},x_0,x_2\rfloor$

Likewise, line offset estimate for odd channel (assuming two ADCs with odd-even interspersion), row # r:

$L_{r,\mathrm{odd}}=\frac{2·\sum _{i=1,3,5\dots }^{N_{\mathrm{OB}}-2}{\mu }_i}{N_{\mathrm{OB}}}\mathrm{where}$ ${\mu }_1=\mathrm{median}\lfloor x_{\left(N_{\mathrm{OB}}-3\right)},x_{\left(N_{\mathrm{OB}}-1\right)},x_1,x_3,x_5\rfloor$ ${\mu }_3=\mathrm{median}\lfloor x_{\left(N_{\mathrm{OB}}-1\right)},x_1,x_3,x_5,x_7\rfloor$ ${\mu }_5=\mathrm{median}\lfloor x_1,x_3,x_5,x_7,x_9\rfloor$ $\dots$ ${\mu }_{\left(N_{\mathrm{OB}}-1\right)}=\mathrm{median}\lfloor x_{\left(N_{\mathrm{OB}}-5\right)},x_{\left(N_{\mathrm{OB}}-3\right)},x_{\left(N_{\mathrm{OB}}-1\right)},x_1,x_3\rfloor$

To get the overall frame black level, a good practical approach may be afforded by accumulating all of the line offsets to compute the overall black level using simple exponential smoothing (SES). The benefit of using SES may be that the rows towards the end of the frame may have a greater influence on the final black estimate which may be desirable for addressing changes in black offset occurring on sub-frame timescales.

In SES, a running estimate may be incrementally adjusted each time a sample may be made available. For convenience the sample can be divided by a binary number (2^q) before being added to the previous estimate. The previous estimate may be first multiplied by (2^q−1)/2^q each time, in order to normalize the result. High values of q result in greater statistical precision over time in a stable scenario. Lower values of q may make the correction more reactive to rapid changes. q should be made available as a tunable parameter.

$k_r=L_r\left(r=0\right)k_r=\frac{1}{2^q}{L}_r+\frac{\left(2^q-1\right)}{2^q}{k}_{\left(r-1\right)}\left(r>0\right)$

where k_r may be the black level estimate after row r and L_r may be the line offset estimate for row r. The decision about what to do with the black clamp DACs may be made after the final row in the array has been added.

The black clamp algorithm would require a target black level which could be provided by an adjustable parameter. The black clamp DAC on the sensor for the channel in question would be pushed up or down, depending on whether the observed black estimate may be above or below the target. The size of the push could be e.g. the smallest unit, i.e. one DAC count, provided the black offset may be close to the target. In the case that the black level may be a long way from the target, a larger proportional push could be made, see FIG. 8A. The algorithm would need to know a rough calibration of the correspondence between black clamp DAC counts and sensor ADC counts and the directionality of DAC adjustments with respect to the output black level.

Line-Noise Correction—‘Line-Noise’ refers to stochastic, temporal variations in the offset of a horizontal row of pixels. There may be multiple sources, but it can be considered as reset-noise arising from analog elements being reset each time a row of pixels may be read out. It may be temporal and a new correction should be computed for each new line per every frame. Since the amplification stage at the ADC input may be the final analog element, there may be good reason to suspect that the line-noise may appear phenomenologically independent per ADC channel. Therefore the optimal approach may be to correct each ADC (channel) separately.

To eliminate line-noise completely may be impossible, since the sample of OB pixels used for the line offset estimate, may be separate from the sample to which the correction may be being applied (and the sample statistics are finite). Assuming all the noise may be Gaussian, the post-correction line-noise may be approximately equal to the uncertainty in the line offset estimate arising from the pixel temporal noise present in the OB pixels:

${\sigma }_{L,\mathrm{post}}\approx \frac{{\sigma }_P}{\sqrt{N_{OB}}}$ where σ_L,post may be the post correction temporal line-noise, σ_{P may be} the OB pixel temporal noise and N_{OB may be} the number of OB pixels. The line-noise correction also introduces a spatial line-noise component, mostly as a consequence of the pixel FPN present within the OB pixels:

${\mathrm{FPN}}_{L,\mathrm{post}}\approx \frac{{\mathrm{FPN}}_P}{\sqrt{N_{\mathrm{OB}}}}$ This artifact would be eliminated by the FPN correction, later in the chain. Simulations have indicated that in order for temporal line-noise to be invisible, the magnitude should be less than approximately 1/10 of the pixel temporal noise. This criterion indicates at least 100 OB pixels would be required per line.

Line-noise correction application to optically sighted (clear) pixels:x′_i=x_i−L+B Where L may be the line offset estimate for the current line, ported from the ‘Black Clamp’ module and B may be the black clamp target level.

Full Line Recombination—This would involve simply combining the two data channels into a full line. They need to be interleaved in such a way that the final clear pixel order reflects the correct order in the array.

FPN Correction—CMOS image sensors have multiple noise sources, the magnitude and appearance of which depend on a range of physical conditions. Pure Poisson or Gaussian temporal noise with no coherent components (e.g. photon shot noise or source follower 1/f read noise) looks as natural as noise can look. All other perceivable noise types may degrade the image quality to a much greater extent for the same amplitude. Spatial noise (FPN) may be especially egregious and CMOS sensors inherently have at least two sources; pixel FPN and column FPN. The pixel FPN may be mostly due to variations in photodiode leakage current (dark signal) from pixel to pixel (DSNU). This source may be exponentially dependent on junction temperature (T_J) and linearly dependent on exposure time. Column FPN may be a consequence of the readout architecture, in which pixels from within the same column are channeled through common analog readout elements.

Typically an on-chip digital FPN correction would involve dealing only with the column FPN component, requiring one offset correction register per column. The precision of such a correction might typically be 20 bits or so per column, which translates to around 5 kB of RAM for a 1920×1080 array. One of the benefits of migrating the digital sensor corrections to the ISP may be the ready availability of RAM. This opens up the possibility of a comprehensive FPN correction which cancels out any row, column or pixel-wise component. This may be accomplished by means of simple exponential smoothing (SES) in which each fresh dark frame sample may be used to adjust a running offset estimate on a per physical pixel basis.

Programmable Digital Gain—The final block in FIG. 6 corresponds to a programmable digital amplifier. CMOS iSoCs are usually equipped with digital programmable gain stages with very fine increments. This may be to facilitate auto-exposure processes which typically modulate the gain and the exposure time.

The digital amplifier can be used to align the range of the sensor ADC to the range of the ISP (e.g. ×2 for 11 bit ADC to 12-bit ISP). A small amount of digital gain may also be used to trim off the imprint of the digital line-noise and FPN corrections which becomes apparent at the full range of the ADC.

Minimization of configuration register address ROM—Conventional CMOS image sensors incorporate many writeable registers for the purpose of controlling how the sensor operates. They would typically incorporate DAC settings to adjust bias voltages and currents, timing parameters for, e.g., the pixel acquisition and readout cycle, amplifier offsets and gains etc. The usual convention may be to assign a particular 8-bit or 16-bit address to each register which contains typically 8 or 16 bits of data.

A more space conservative approach involves combining large amounts of control RAM into single, long registers. In the extreme case, all parameters could be placed into a single register, requiring no address ROM. This solution may be not very practical however since writing control registers takes time and typical video applications involve changing a small number of operational parameters (such as exposure time) on a frame-by-frame basis. The most practical solution may be afforded by concatenating functionally related sets of parameters into a small number of long registers. The difference in space implied by having say, ten registers (requiring 4 address bits) versus one, may be negligible. In particular it makes sense that all of the parameters which are written periodically at a high rate (e.g. every frame) belong together in an exclusive register (the frame register), in order to keep the time required to write it to a minimum. Such parameters include the exposure times, gains, incremental offset adjustments and any others necessary to maintain continuous high quality video. If the digital data-path logic has been migrated off chip as described earlier, the black clamp voltage adjustment data also belongs in such a register since it should be revised every frame too. In an implementation, during this configuration phase can registers be written and therefore the timing of the frame register writes with respect to the overall frame timing should be carefully controlled by the camera.

Other examples of parametric register groupings could include; analog currents, analog voltages, pixel timing, vertical timing, sensor commands (resets etc.) and so on.

In FIG. 9 the arrangement of registers may be shown for a specific minimal-area sensor design. The “Command” register may be used for top level event-oriented 1-bit commands such as chip resets and the loads for the other registers shown below it. A 2-wire protocol address decoder decides which shift register to direct incoming 2-wire protocol data toward. To load the “Format” register, e.g., the external controller sends a command with the address associated with the Format register. This places the stream of data into the Format-register shift register. Then in order to latch the data, a follow up command may be sent to the Command register with the particular “load Format” bit set. It will be appreciated that a plurality of control registers may be used. The control registers may be digital latches that may be loaded via shift registers. The shift registers may be arbitrary in length. In an embodiment, a majority of the plurality of control registers may be loaded using shift registers that include many tens of bits. In an embodiment, a majority of the plurality of control registers may be loaded using shift registers that include hundreds of bits. In an embodiment, a majority of the plurality of control registers may be loaded using shift registers that include thousands of bits. In an embodiment, the shift registers may be loaded using a serial, 2-wire protocol. In an embodiment, one of the shift registers may be dedicated to frame-to-frame parameter changes, such as, e.g., integration times and black clamp offset adjustments.

FIG. 10 shows an overall block diagram for an embodiment of a minimal-area sensor for endoscope applications in which the sensor may be incorporated into the distal end of the endoscope unit.

FIGS. 11A and 11B illustrate a perspective view and a side view, respectively, of an implementation of a monolithic sensor 2900 having a plurality of pixel arrays for producing a three dimensional image in accordance with the teachings and principles of the disclosure. Such an implementation may be desirable for three dimensional image capture, wherein the two pixel arrays 2902 and 2904 may be offset during use. In another implementation, a first pixel array 2902 and a second pixel array 2904 may be dedicated to receiving a predetermined range of wave lengths of electromagnetic radiation, wherein the first pixel array is dedicated to a different range of wave length electromagnetic radiation than the second pixel array.

FIGS. 12A and 12B illustrate a perspective view and a side view, respectively, of an implementation of an imaging sensor 3000 built on a plurality of substrates. As illustrated, a plurality of pixel columns 3004 forming the pixel array are located on the first substrate 3002 and a plurality of circuit columns 3008 are located on a second substrate 3006. Also illustrated in the figure are the electrical connection and communication between one column of pixels to its associated or corresponding column of circuitry. In one implementation, an image sensor, which might otherwise be manufactured with its pixel array and supporting circuitry on a single, monolithic substrate/chip, may have the pixel array separated from all or a majority of the supporting circuitry. The disclosure may use at least two substrates/chips, which will be stacked together using three-dimensional stacking technology. The first 3002 of the two substrates/chips may be processed using an image CMOS process. The first substrate/chip 3002 may be comprised either of a pixel array exclusively or a pixel array surrounded by limited circuitry. The second or subsequent substrate/chip 3006 may be processed using any process, and does not have to be from an image CMOS process. The second substrate/chip 3006 may be, but is not limited to, a highly dense digital process in order to integrate a variety and number of functions in a very limited space or area on the substrate/chip, or a mixed-mode or analog process in order to integrate for example precise analog functions, or a RF process in order to implement wireless capability, or MEMS (Micro-Electro-Mechanical Systems) in order to integrate MEMS devices. The image CMOS substrate/chip 3002 may be stacked with the second or subsequent substrate/chip 3006 using any three-dimensional technique. The second substrate/chip 3006 may support most, or a majority, of the circuitry that would have otherwise been implemented in the first image CMOS chip 3002 (if implemented on a monolithic substrate/chip) as peripheral circuits and therefore have increased the overall system area while keeping the pixel array size constant and optimized to the fullest extent possible. The electrical connection between the two substrates/chips may be done through interconnects 3003 and 3005, which may be wirebonds, bump and/or TSV (Through Silicon Via).

FIGS. 13A and 13B illustrate a perspective view and a side view, respectively, of an implementation of an imaging sensor 3100 having a plurality of pixel arrays for producing a three dimensional image. The three dimensional image sensor may be built on a plurality of substrates and may comprise the plurality of pixel arrays and other associated circuitry, wherein a plurality of pixel columns 3104a forming the first pixel array and a plurality of pixel columns 3104b forming a second pixel array are located on respective substrates 3102a and 3102b, respectively, and a plurality of circuit columns 3108a and 3108b are located on a separate substrate 3106. Also illustrated are the electrical connections and communications between columns of pixels to associated or corresponding column of circuitry.

It will be appreciated that the teachings and principles of the disclosure may be used in a reusable device platform, a limited use device platform, a re-posable use device platform, or a single-use/disposable device platform without departing from the scope of the disclosure. It will be appreciated that in a re-usable device platform an end-user is responsible for cleaning and sterilization of the device. In a limited use device platform the device can be used for some specified amount of times before becoming inoperable. Typical new device is delivered sterile with additional uses requiring the end-user to clean and sterilize before additional uses. In a re-posable use device platform a third-party may reprocess the device (e.g., cleans, packages and sterilizes) a single-use device for additional uses at a lower cost than a new unit. In a single-use/disposable device platform a device is provided sterile to the operating room and used only once before being disposed of.

An embodiment of an endoscope for use in a closed light environment may comprise: an endoscope body providing a hand holding structure, a lumen attached by a lumen base at a first end of the body, a tip portion of the lumen opposite of the lumen base of the, a lens that may be disposed at the most distal portion of the tip portion, an imaging sensor that may be disposed near the tip portion of the lumen comprising: an array of pixels for sensing electromagnetic radiation; wherein the pixel array may have active pixels and optical black pixels for calibrating output from said pixel array; wherein the optical black pixels may be organized in columns adjacent to active pixels within the pixel array; a transfer port for transmitting data generated by the pixel array; a digitizer to convert analog pixel samples to digital numbers; a black clamp circuit for providing offset control for the data generated by the pixel array; a process that may be stored in memory for controlling the black clamp circuit; electrical connections that may be providing electrical communication between the imaging sensor and image signal processing circuitry that may be disposed remote to the imaging sensor within the endoscope body and a control unit.

An embodiment of a system for digital imaging in an ambient light deficient environment may comprise: an imaging sensor for sensing electromagnetic radiation; wherein said imaging sensor may further comprise: a pixel array having active pixels and optical black pixels for calibrating output from said pixel array; wherein the optical black pixels may be organized in columns adjacent to active pixels within the pixel array; a transfer port for transmitting data generated by the pixel array; a digitizer to convert analog pixel samples to digital numbers; a black clamp circuit for providing offset control for the data generated by the pixel array; a process that may be stored in memory of the system for controlling the black clamp circuit; an endoscope for accessing the ambient light deficient environment; a hand piece attached to said endoscope and wherein said endoscope may be maneuvered by manipulation of the hand piece; a control unit comprising a processor and wherein said control unit may be in electrical communication with the imaging sensor; and a connection cable electrically connecting the hand piece and the control unit.

Additionally, the teachings and principles of the disclosure may include any and all wavelengths of electromagnetic energy, including the visible and non-visible spectrums, such as infrared (IR), ultraviolet (UV), and X-ray.

The foregoing description has been presented for the purposes of illustration and description. It may be not intended to be exhaustive or to limit the disclosure to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. Further, it should be noted that any or all of the aforementioned alternate implementations may be used in any combination desired to form additional hybrid implementations of the disclosure.

Further, although specific implementations of the disclosure have been described and illustrated, the disclosure may be not to be limited to the specific forms or arrangements of parts so described and illustrated. The scope of the disclosure may be to be defined by the claims appended hereto, any future claims submitted here and in different applications, and their equivalents.

Claims

1. A method of calibrating an image sensor, comprising: providing an image sensor having an optical black portion and an active pixel portion;sampling one or more pixels in the optical black portion including determining a median black offset measurement for each one of the one or more pixels in the optical black portion and one or more other pixels proximate to the each one of the one or more pixels in the optical black portion and adding the results to an accumulator;determining, in response to sampling one or more pixels in the optical black portion and determining median black offset measurements for each one of the one or more pixels in the optical black portion, a black level for the optical black portion;comparing the determined black level to a target black level by subtracting the target black level from the determined black level to determine the overall black level for the optical black portion; andadjusting a blackclamp voltage in the image sensor based on the comparing of the determined black level and the target black level.

2. The method of calibrating the image sensor of claim 1, wherein the adjusting the blackclamp voltage includes determining whether the overall black level is greater than a threshold black level, and when the overall black level is greater than the threshold black level, applying a proportional adjustment to a blackclamp voltage in the image sensor, and when the overall black level is less than the threshold black level, applying an incremental adjustment to the blackclamp voltage in the image sensor.

3. The method of calibrating the image sensor of claim 1, wherein the image sensor is a CMOS image sensor.

4. The method of calibrating the image sensor of claim 1, wherein the optical black portion comprises a first optical black portion and a second optical black portion separated from each other by the active pixel portion.

5. The method of calibrating the image sensor of claim 1, wherein calibrating the image sensor includes calibrating the line noise for each column of pixels in the optical black portion.

6. The method of calibrating the image sensor of claim 4, further comprising: sampling one or more pixels in one or more of the first optical black portion and the second optical black portion and determining a median black offset measurement for each one of the one or more pixels in one or more of the first optical black portion and the second optical black portion and one or more other pixels proximate to the each one of the one or more pixels in one or more of the first optical black portion and the second optical black portion and adding the results to an accumulator;determining, in response to sampling one or more pixels in one or more of the first optical black portion and the second optical black portion and determining median black offset measurements for each one of the one or more pixels in one or more of the first optical black portion and the second optical black portion, black levels for the first optical black portion and the second optical black portion;comparing the determined black level to a target black level by subtracting the target black level from the determined black level to determine the overall black level for the second optical black portion; andadjusting a blackclamp voltage in the image sensor based on the comparing of the determined black level and the target black level.

7. The method of calibrating the image sensor of claim 6, wherein the median black offset measurement for each one of the one or more pixels in the first optical black portion is averaged to provide a final line offset estimate.

8. The method of calibrating the image sensor of claim 6, wherein the adjusting the blackclamp voltage includes determining whether the overall black level is greater than a threshold black level, and when the overall black level is greater than the threshold black level, applying a proportional adjustment to a blackclamp voltage in the image sensor, and when the overall black level is less than the threshold black level, applying an incremental adjustment to the blackclamp voltage in the image sensor.

9. The method of calibrating the image sensor of claim 1, wherein sampling the one or more pixels in the second optical black portion includes wrapping around a plurality of pixels at an end of the second optical black portion to a beginning of the first optical black portion.

10. The method of calibrating the image sensor of claim 8, further comprising: averaging the median black offset measurement for each one of the one or more pixels in the second optical black portion to provide a final line offset estimate.

11. The method of calibrating the image sensor of claim 8, wherein the wrap around causes a delay equal to at least a total number of optical black pixels per analog-to-digital converter channel, per row of pixels.

12. The method of calibrating the image sensor of claim 8, wherein the total number of optical black pixels per analog-to-digital converter channel affected by the delay are ignored.

13. The method of calibrating the image sensor of claim 6, further comprising: determining line offsets for the first optical black portion and the second optical black portion.

14. The method of calibrating the image sensor of claim 13, further comprising: determining an overall black level by incrementally adjusting a running estimate.

15. The method of calibrating the image sensor of claim 14, further comprising updating the running estimate when the sample is divisible by a binary number (2q).

16. The method of calibrating the image sensor of claim 15, wherein the updating the running estimate includes multiplying a previous estimate by (2q−1)/2q where q is a tunable parameter.

17. The method of calibrating the image sensor of claim 6, wherein the proportional adjustment corresponds to more than one digital-to-analog converter count.

18. The method of calibrating the image sensor of claim 6, wherein the incremental adjustment corresponds to one digital-to-analog converter count.

19. The method of calibrating the image sensor of claim 6, wherein the blackclamp voltage is applied when optical black pixels from the first optical black portion or the second optical black portion are in a digital readout path for the image sensor.

20. The method of calibrating the image sensor of claim 19, wherein the blackclamp voltage applied to the optical black pixels in the digital readout path reduces line noise.