Cards with power management

Information

  • Patent Grant
  • 10948964
  • Patent Number
    10,948,964
  • Date Filed
    Monday, March 28, 2016
    8 years ago
  • Date Issued
    Tuesday, March 16, 2021
    3 years ago
Abstract
A card with power management circuitry is provided. A card may have circuitry contained therein (e.g., a processor) that may have a maximum operating voltage. The card may include a power source (e.g., a battery) that provides power ranging in voltage from a maximum power source voltage to a minimum power source voltage. The maximum power source voltage is greater than the maximum operating voltage. Power management circuitry is provided to manage the power received from the power source such that the voltage provided to the circuitry (e.g., processor) does not exceed the maximum operating voltage.
Description
BACKGROUND OF THE INVENTION

This relates to cards with circuitry.


Powered cards or electronic cards that include components such as a battery, a microprocessor, and other circuitry may be assembled to have similar dimensions to credit or debit cards or other cards which may include a magnetic stripe, for example. The battery may be operable to supply power that changes in voltage over time. For example, the supplied voltage may initially be too high for some of the circuitry in the card. As the battery energy decreases, the voltage may decrease to a voltage level too low for some of the circuitry to properly function.


What is needed is circuitry that compensates for the change in voltage supplied by a power source.


SUMMARY OF THE INVENTION

Power management circuitry for managing power received from a power source is provided. The power management circuitry is operative to manage the received power to ensure that the voltage provided does not exceed a maximum operating voltage for various circuitry in the card. In one embodiment, the power management circuitry may selectively route the received power through a voltage protection path and a direct voltage path. The voltage protection path may include circuitry that causes the voltage of the received power to drop by a predetermined voltage threshold. The direct voltage path includes circuitry that enables the managed power voltage to be substantially the same as the received power voltage. The path selected may depend on a monitored voltage (e.g., either the received power voltage or the managed power voltage). For example, power may be routed through the voltage protection path at least until managed power voltage is at or below the maximum operating voltage, at which the power may then be routed through the direct voltage path.





BRIEF DESCRIPTION OF THE DRAWINGS

The principles and advantages of the present invention can be more clearly understood from the following detailed description considered in conjunction with the following drawings, in which the same reference numerals denote the same structural elements throughout, and in which:



FIGS. 1-2 show illustrations of different card embodiments;



FIG. 3 shows an illustrative block diagram of a card including circuitry according to an embodiment of the invention;



FIG. 4 shows an illustrative graph plotting signals versus time according to an embodiment of the invention;



FIG. 5 shows an illustrative graph plotting signals versus time according to an embodiment of the invention;



FIG. 6 shows an illustrative circuit diagram of circuitry according to an embodiment of the invention;



FIG. 7 shows an illustrative circuit diagram of circuitry according to an embodiment of the invention; and



FIG. 8 shows an illustrative flow chart according to an embodiment of the invention.





DETAILED DESCRIPTION OF THE INVENTION


FIG. 1 shows card 100 that may include, for example, a dynamic number that may be entirely, or partially, displayed via display 112. A dynamic number may include a permanent portion such as, for example, permanent portion 111. Permanent portion 111 may be printed as well as embossed or laser etched on card 100. Multiple displays may be provided on a card. For example, display 113 may be utilized to display a dynamic code such as a dynamic security code. Display 125 may also be provided to display logos, barcodes, as well as multiple lines of information. A display may be a bi-stable display or non bi-stable display. Permanent information 120 may also be included and may include information such as information specific to a user (e.g., a user's name or username) or information specific to a card (e.g., a card issue date and/or a card expiration date). Card 100 may include one or more buttons such as buttons 130-134. Such buttons may be mechanical buttons, capacitive buttons, or a combination or mechanical and capacitive buttons.


Architecture 150 may be utilized with any card. Architecture 150 may include processor 120. Processor 120 may have on-board memory for storing information (e.g., application code). Any number of components may communicate to processor 120 and/or receive communications from processor 120. For example, one or more displays (e.g., display 140) may be coupled to processor 120. Persons skilled in the art will appreciate that components may be placed between particular components and processor 120. For example, a display driver circuit may be coupled between display 140 and processor 120. Memory 142 may be coupled to processor 120. Memory 142 may include data that is unique to a particular card.


Any number of reader communication devices may be included in architecture 150. For example, IC chip 150 may be included to communicate information to an IC chip reader. IC chip 150 may be, for example, an EMV chip. As per another example, RFID 151 may be included to communicate information to an RFID reader. A magnetic stripe communications device may also be included to communicate information to a magnetic stripe reader. Such a magnetic stripe communications device may provide electromagnetic signals to a magnetic stripe reader. Different electromagnetic signals may be communicated to a magnetic stripe reader to provide different tracks of data. For example, electromagnetic field generators 170, 180, and 185 may be included to communicate separate tracks of information to a magnetic stripe reader. Such electromagnetic field generators may include a coil wrapped around one or more materials (e.g., a soft-magnetic material and a non-magnetic material). Each electromagnetic field generator may communicate information serially to a receiver of a magnetic stripe reader for particular magnetic stripe track. Read-head detectors 171 and 172 may be utilized to sense the presence of a magnetic stripe reader (e.g., a read-head housing of a magnetic stripe reader). This sensed information may be communicated to processor 120 to cause processor 120 to communicate information serially from electromagnetic generators 170, 180, and 185 to magnetic stripe track receivers in a read-head housing of a magnetic stripe reader. Accordingly, a magnetic stripe communications device may change the information communicated to a magnetic stripe reader at any time. Processor 120 may, for example, communicate user-specific and card-specific information through RFID 151, IC chip 150, and electromagnetic generators 170, 180, and 185 to card readers coupled to remote information processing servers (e.g., purchase authorization servers). Driving circuitry 141 may be utilized by processor 120, for example, to control electromagnetic generators 170, 180, and 185. Although not explicitly shown, power management circuitry according to embodiments of the invention may be included in card 150.



FIG. 2 shows illustrative cross-sectional view of card 200. Card 200 may be, for example, between 25 and 40 thousandths of an inch thick (e.g., approximately between 30 and 33 thousandths of an inch thick). Card 200 may include, for example, layer 210. Layer 210 may be a polymer, such as a polyethelene terephthalate. Similarly, layer 215 may be included as a polymer, such as polyethelene terephthalate. Layers 210 and 215 may be a laminate material or a composite laminate material. During construction of card 200, an electronics package circuitry (e.g., board 212, which may be a dynamic magnetic stripe communications device, power management circuitry, processor 216, display 217, buttons 218, additional circuitry 219, board 213, and battery 214) may be fixed (e.g., glued) to layer 215, material 211 may be injected onto the electronic circuitry package, and layer 210 may be applied to material 211. Material 211 may be formed from one or more polyurethane-based or silicon-based substances. Material 211 may be a substance that changes its physical state (e.g., changes from a liquid substance to a solid substance) when subjected to one or more predetermined conditions (e.g., heat, pressure, light, or a combination thereof) for a predetermined period of time.


To fabricate a card that is approximately 33 thousandths of an inch thick, for example, layers 215 and 210 may be approximately 5 to 7 thousandths of an inch thick (e.g., 5 thousandths of an inch thick). An electronics package may have a maximum thickness ranging between approximately 10-20 thousandths of an inch, between approximately 12-18 thousandths of an inch, between approximately 14-18 thousandths of an inch, or approximately 16 thousandths of an inch. Material 211 may have a thickness that ranges between approximately 1-16 thousands of an inch, between 3-10 thousands of an inch, or approximately 7 thousandths of an inch. The thickness of material 211 may vary depending on a height profile of the electronics package. Thus, for portions of the electronic package having a relatively tall height (e.g., 16 mils), the thickness of material 211 residing on that portion may be less thick than a portion of material 211 residing on a portion of the electronics package having relatively short height (e.g., 9 mils). The combined thickness of the electronic package and material 211 may range between approximately 8-26 mils, 14-24 mils, 16-23 mils, 18-22 mils, 20-23 mils, 16-20 mils, 19 mils, 20 mils, 21, mils, 22 mils, or 23 mils. If desired, a protective layer may be placed over layers 210 and 215. Such a protective layer may be between approximately 0.5 and 2 thousands of an inch thick or 1.5 thousandths of an inch thick.


In one embodiment, a card can be constructed so that the combined thickness of the electronics package and laminate 211 is approximately 21 mils and that the combined thickness of layers 210 and 215 is approximately 10 mils, resulting in a card having a thickness of approximately 31 mils. Persons skilled in the art will also appreciate that an injection molding process of a substance may allow that substance to fill into the groove and gaps of an electronics package such that the laminate may reside, for example, between components of an electronics package.


Card 200 may include an electronics package that includes, for example, board 212, which may be a dynamic magnetic communications device, power management circuitry, processor 216, display 217, buttons 218, additional circuitry 219, board 213, and battery 214. A permanent magnet may be, for example, provided as part of an assembled board 212 or fixed to the top of board 212. Board 213 may include, for example, capacitive read-head detectors placed about board 212. Battery 214 may be any type of battery, such as, for example, a flexible lithium polymer battery. Circuitry 219 may include, for example, one or more driver circuits (e.g., for a magnetic communications device), RFIDs, IC chips, light sensors and light receivers (e.g., for sending and communicating data via optical information signals), sound sensors and sound receivers, or any other component or circuitry for card 200.


Card 250 may be provided and may include, for example, exterior layers 251 and 254, board 253, board 260, processor 255, display 256, buttons 257, circuitry 258, and battery 259. Persons skilled in the art will appreciate that read-head detectors may be included, for example on board 253 or a different board (e.g., a board provided between board 253 and layer 254). Material 252 may be disposed between layers 251 and 254, covering the circuitry and permeating voids existing between circuit components.



FIG. 3 shows an illustrative block diagram of card 300. Card 300 may include battery 310, power management circuitry 320, processor 330, and other circuitry 340. Processor 330 may control various functions of card 300 and other circuitry 340 may represent circuitry other than battery 310, power management circuitry 320, and processor 330.


Battery 310 may be any suitable battery such as a lithium ion battery, a nickel cadmium battery, or an alkaline battery. Battery 310 may be a lithium polymer battery, which is sometimes abbreviated as Li-poly, Li-Pol, LiPo, PLI, or LiP. Lithium polymer batteries may supply power ranging in voltage between a maximum voltage (e.g., about 4.2 volts) and a minimum voltage (e.g., about 2.7 volts) before the battery is effectively dead. In some embodiments, a card having a LiP battery may be stored at an intermediate voltage (e.g., 3.6 or 3.7 volts) prior to being incorporated into the card, at which point, the battery may be charged to its maximum potential.


Battery 310 can be dimensioned to fit within the confines of a conventionally sized payment card such as a credit or debit card. The thickness of such cards may range between 31 and 33 thousandths of an inch. Battery 310 may have a thickness ranging between about 0.38 mm to about 0.45 mm, or more particularly, between about 0.40 mm to about 0.43 mm. In some embodiments, battery 310 may be about 0.40 mm thick, and in other embodiments, battery 310 may be about 0.41 mm, about 0.42 mm, or about 0.43 mm thick. As battery technology advances, battery 310 may be dimensioned to have a thickness less than 0.38 mm and meet desired power requirements.


Power management circuitry 320 may be operative to manage power supplied by battery 310 to processor 330 and circuitry 340. Processor 330 and other circuitry 340 may operate according to a predetermined range of power supply voltage. For example, processor 330 may operate between a processor-max voltage and processor-min voltage. The processor-max voltage may be less than the maximum voltage supplied by battery 310. Thus, if the maximum voltage supplied by battery 310 is provided to processor 330, processor 330 may be damaged. Power management circuitry 320 may be operative to limit the magnitude of the voltage provided to processor 330 when the battery supply voltage exceeds the processor-max voltage.


Power management circuitry 320 may manage power by conditioning it according to one of two different power states. The power received by power management circuitry 320 may be managed and provided as managed power. In a first power state (e.g., a voltage protection mode), power management circuitry 320 may introduce a fixed voltage drop. This fixed voltage drop may drop the battery supply voltage to a voltage level that does not damage circuitry within the card (e.g., such as processor 330). In a second power state (e.g., a direct voltage mode), power management circuitry 320 may substantially directly couple the battery supply voltage to processor 330 and other circuitry 340. Power management circuitry 320 may receive a signal from monitoring circuitry (e.g., processor 330) that specifies whether to operate in the first or second power state.


The monitoring circuitry monitors the voltage provided by power management circuitry 320 and provides the appropriate signal management circuitry. In one embodiment, processor 330 may function as the voltage monitoring circuitry. In another embodiment, the monitoring circuitry may include discrete circuitry (e.g., a voltage comparator). The monitoring circuitry may cause power management circuitry 320 to switch from the first to second state when the voltage provided by circuitry 320 equals or falls below a predetermined voltage level.



FIG. 4 shows an illustrative diagram showing the battery voltage (Vbatt) and the voltage provided by power management circuitry (Vout) plotted against time. Between time t0 and t1, Vout is maintained at a predetermined voltage step below Vbatt. Power management circuitry 320 may operate in a voltage protection mode between times t0 and t1, as evidenced by the step reduction of Vout relative to Vbatt. At time t1, and after, power management circuitry 320 may operate in a direct voltage mode, as evidenced by the near identical mapping of Vout relative to Vbatt. It will be appreciated that Vout may not be exactly identical to Vbatt during the direct voltage mode and that it may be less than Vbatt due to losses in the system. In some embodiments, Vout may be substantially the same as Vbatt during the direct voltage mode.


In some embodiments, power management circuitry may be operative to step Vbatt down two or more different voltage drops during the voltage protection mode. FIG. 5 shows a diagram showing a multi-step voltage drop according to an embodiment. For example, between times t0 and t1, Vbatt is reduced by a first voltage threshold, and between times t1 and t2, Vbatt is reduced by a second voltage threshold. The first threshold voltage may be greater than the second threshold voltage. The first threshold voltage may ensure that circuitry (e.g., processor 330 and circuitry 340) is protected when the battery is supplying its peak voltage. The second threshold voltage may be applied when the battery is providing less than its peak voltage, but is still supplying power at a voltage that may be too high for various circuitry in the card. The second threshold voltage may provide the required voltage protection, yet provides a higher Vout to circuitry than the first threshold voltage. At time t2, power management circuitry may switch to and operate in a direct voltage mode, whereby Vout may be clamped substantially directly to Vbatt.



FIG. 6 shows an illustrative circuit diagram of power management circuitry 600 according to an embodiment of the invention. Circuitry 600 can include a battery input node, Vbatt, a signal input node, Vboost, and an output node, Vout. Circuitry can also include voltage protection pathway 605 and direct voltage pathway 607. Voltage protection pathway 605 may be connected to Vbatt and Vout and direct voltage pathway 607 may be connected to Vbatt, Vboost, and Vout.


During operation, power provided on Vbatt may be routed through voltage protection pathway 605 when operating in a voltage protection mode. The magnitude of the voltage signal provided on Vbatt may be stepped down by circuitry in pathway 605 to yield a Vout having a voltage magnitude suitable for other circuitry (e.g., a processor). In one embodiment, pathway 605 may provide a single predetermined voltage drop, which may be provided by a transistor, a diode, a resistor network, or a transistor network. In another embodiment, pathway 605 may provide multiple voltage drops (as discussed above in connection with FIG. 5).


When circuitry 600 operates in a direct voltage mode, power provided on Vbatt may be routed through direct voltage path 607. Direct voltage path 607 can effectively couple Vbatt directly to Vout by bypassing voltage protection path 605. Thus path 607 can provide a substantially lossless path for enabling Vout to substantially directly tract Vbatt. Power provided on Vbatt may be routed through pathway 607 depending on the signal provided on the signal input node, which signal may be provided by monitoring circuitry (not shown).



FIG. 7 shows an illustrative circuit diagram of power management circuitry 700 according to an embodiment of the invention. Circuitry 700 can include resistor 710, voltage protection path 705, which includes transistor 720 (e.g., a bjt transistor), and direct voltage path 707, which includes transistor 730 (e.g., a field effect transistor). The collector of transistor 720 may be coupled to a battery input node, Vbatt, and the emitter may be coupled to an output node, Vout. The base can be tied to the collector. This configuration can cause transistor 720 to operate as a transistor in diode drop mode. Resistor 710 can be electrically coupled to the battery input node, Vbatt, and a signal input node, Vboost. Vboost may be connected to voltage monitoring circuitry (not shown). Transistor 730 can have an emitter connected to Vbatt, a base connected to Vboost, and a source connected to Vout.


An advantage of circuitry 700 is that there are no current losses. This is particularly helpful in embodiments where the power source cannot be recharged. In addition, when operating in the direct voltage mode, the power source (e.g., a lithium polymer battery) is effectively directly coupled to the circuitry such as a processor via transistor 730. In embodiments where the power source is a lithium polymer battery, such a direct connection advantageously eliminates power losses that may otherwise be present, but for such a direct connection.


During operation, in a voltage protection mode, Vboost is HIGH, which turns transistor 730 OFF. Vboost is pulled HIGH by Vbatt. When transistor 730 is OFF, power is routed through transistor 720 to Vout. Since transistor 720 is configured to operate as a diode drop transistor, the magnitude of the voltage provided at Vbatt can drop by the diode drop voltage across transistor 720. In a direct voltage mode, Vboost may be pulled low (by voltage monitoring circuitry), which causes transistor 730 to turn ON. When transistor 730 is ON, power provided on Vbatt bypasses transistor 720 and is substantially directly connected to Vout. Transistor 730 can operate as a switch that has negligible effect on the magnitude of the voltage provided by Vbatt.



FIG. 8 shows an illustrative flow chart of steps for managing supply of power according to an embodiment of the invention. Starting at step 810, power is received from a power source. At step 820, the power is selectively routed through one of at least two paths based on a monitored voltage magnitude. The monitored voltage magnitude may be the magnitude of the power signal provided by power management circuitry, or alternatively, the monitored voltage magnitude may be the magnitude of the power provided directly from the power source. If the monitored voltage magnitude is above a predetermined threshold, the selected path may be a voltage protection path. If the monitored voltage is at or below the predetermined threshold, the selected path may be a direct voltage path.


Persons skilled in the art will also appreciate that the present invention is not limited to only the embodiments described. Persons skilled in the art will also appreciate that the apparatus of the present invention may be implemented in other ways than those described herein. All such modifications are within the scope of the present invention, which is limited only by the claims that follow.

Claims
  • 1. A card comprising: a power source operative to provide power via a power source voltage, a voltage range of the power source voltage including a maximum power source voltage and a minimum power source voltage;power management circuitry electrically coupled to the power source; andpower consuming circuitry electrically coupled to the power management circuitry, the power consuming circuitry including a first circuitry with a maximum operating voltage that is less than the maximum power source voltage,wherein the power management circuitry is operative to provide power to the power consuming circuitry at a voltage less than the maximum operating voltage.
  • 2. The card of claim 1, wherein the power management circuitry is operative to selectively step down the power source voltage by a predetermined voltage drop.
  • 3. The card of claim 1, wherein the power management circuitry is operative to selectively directly couple the power source to the power consuming circuitry.
  • 4. The card of claim 1, wherein the first circuitry is a processor.
  • 5. The card of claim 1, further comprising monitoring circuitry operative to monitor a voltage provided by the power management circuitry.
  • 6. A card comprising: a battery operative to supply power via a battery voltage, a voltage range of the battery including a maximum battery voltage and a minimum battery voltage; andpower management circuitry coupled to receive power from the battery and provide managed power via an output node, the power management circuitry operative to selectively provide a power management voltage to the output node through a voltage protection path or a directly coupled path,wherein the voltage protection path reduces a magnitude of the battery voltage by an amount, andthe directly coupled path effectively directly couples the battery voltage to the output node.
  • 7. The card of claim 6, wherein the power management circuitry selectively routes the battery voltage based on a magnitude of the power management voltage provided to the output node.
  • 8. The card of claim 6, wherein the battery is a lithium polymer battery.
  • 9. The card of claim 6, wherein the battery is a lithium ion battery.
  • 10. The card of claim 6, wherein the battery is a nickel cadmium battery.
  • 11. The card of claim 6, wherein the power management circuitry further comprises a path selection node, and the card further comprises a processor, wherein the processor is operative to supply a path selection signal to the path selection node.
  • 12. The card of claim 6, wherein the voltage protection path comprises a BJT transistor.
  • 13. The card of claim 6, wherein the voltage protection path comprises a diode.
  • 14. The card of claim 6, wherein the directly coupled path comprises a field effect transistor.
  • 15. A card comprising: a lithium polymer battery;power management circuitry coupled to the battery and operative to provide managed power; andprocessor circuitry coupled to receive managed power from the power management circuitry,wherein the power management circuitry is operative to manage power according to either a voltage protection mode or a direct voltage mode.
  • 16. The card of claim 15, wherein the battery has a thickness ranging between about 0.38 mm and 0.42 mm.
  • 17. The card of claim 15, wherein the battery has a thickness of about 0.40 mm.
  • 18. The card of claim 15 further comprising: a dynamic magnetic stripe communications device.
  • 19. The card of claim 15 further comprising: a display; anda user interface.
  • 20. The card of claim 15, wherein the power management circuitry is operative to manage power according to either a voltage protection mode or a direct voltage mode.
  • 21. The card of claim 20, wherein during the voltage protection mode, a magnitude of a voltage associated with the managed power is a voltage drop less than a voltage magnitude of a battery supply voltage.
  • 22. The card of claim 20, wherein during the direct voltage mode, a magnitude of a voltage associated with the managed power is substantially a same magnitude as a voltage magnitude of a battery supply voltage.
  • 23. A method for managing supply of power in a card, the card comprising at least first circuitry having a maximum operating voltage, the method comprising: receiving power from a power source, the received power associated with a power source voltage, a voltage range of the power source voltage including a maximum power source voltage and a minimum power source voltage; andselectively routing the power source voltage through one of at least two paths such that a maximum possible managed power voltage is provided to at least the first circuitry, without the maximum possible managed power voltage exceeding the maximum operating voltage.
  • 24. The method of claim 23 further comprising: monitoring a managed power voltage; andcontrolling which path the power source voltage is selectively routed through based on the monitored voltage.
  • 25. The method of claim 23, wherein the power source voltage degrades from the maximum power source voltage to a minimum power source voltage over time, and wherein the power source voltage is routed through a path that reduces the power source voltage by a target voltage when the power source voltage is greater than the maximum operating voltage.
  • 26. The method of claim 23, wherein the power source voltage degrades from the maximum power source voltage to a minimum power source voltage over time, and wherein the power source voltage is routed through a path such that the managed power voltage is substantially same as the power source voltage when the power source voltage is less than the maximum operating voltage.
CROSS-REFERENCE TO RELATED APPLICATION

This application is a continuation of U.S. patent application Ser. No. 12/716,204, titled “CARDS WITH POWER MANAGEMENT,” filed on Mar. 2, 2010, which claims the benefit of U.S. Provisional Patent Application Nos. 61/166,909 filed on Apr. 6, 2009, 61/220,501 filed on Jun. 25, 2009, 61/234,406 filed on Aug. 17, 2009, 61/247,143 filed on Sep. 30, 2009, and 61/247,183 filed on Sep. 30, 2009 all of which are hereby incorporated by reference herein in their entirety.

US Referenced Citations (389)
Number Name Date Kind
4353064 Stamm Oct 1982 A
4394654 Hofmann-Cerfontaine Jul 1983 A
4614861 Pavlov et al. Sep 1986 A
4667087 Quintana May 1987 A
4701601 Francini et al. Oct 1987 A
4720860 Weiss Jan 1988 A
4786791 Hodama Nov 1988 A
4791283 Burkhardt Dec 1988 A
4797542 Hara Jan 1989 A
5038251 Sugiyama et al. Aug 1991 A
5168520 Weiss Dec 1992 A
5237614 Weiss Aug 1993 A
5276311 Hennige Jan 1994 A
5347580 Molva et al. Sep 1994 A
5361062 Weiss et al. Nov 1994 A
5412199 Finkelstein et al. May 1995 A
5434398 Goldberg Jul 1995 A
5434405 Finkelstein et al. Jul 1995 A
5478994 Rahman Dec 1995 A
5479512 Weiss Dec 1995 A
5484997 Haynes Jan 1996 A
5485519 Weiss Jan 1996 A
5585787 Wallerstein Dec 1996 A
5591949 Bernstein Jan 1997 A
5608203 Finkelstein et al. Mar 1997 A
5623552 Lane Apr 1997 A
5657388 Weiss Aug 1997 A
5834747 Cooper Nov 1998 A
5834756 Gutman et al. Nov 1998 A
5856661 Finkelstein et al. Jan 1999 A
5864623 Messina et al. Jan 1999 A
5907142 Kelsey May 1999 A
5913203 Wong et al. Jun 1999 A
5937394 Wong et al. Aug 1999 A
5955021 Tiffany, III Sep 1999 A
5956699 Wong et al. Sep 1999 A
6025054 Tiffany, III Feb 2000 A
6027029 Kim Feb 2000 A
6045043 Bashan et al. Apr 2000 A
6076163 Hoffstein et al. Jun 2000 A
6085320 Kaliski Jul 2000 A
6095416 Grant et al. Aug 2000 A
6130621 Weiss Oct 2000 A
6145079 Mitty et al. Nov 2000 A
6157920 Jakobsson et al. Dec 2000 A
6161181 Haynes, III et al. Dec 2000 A
6176430 Finkelstein et al. Jan 2001 B1
6182894 Hackett et al. Feb 2001 B1
6189098 Kaliski Feb 2001 B1
6199052 Mitty et al. Mar 2001 B1
6206293 Gutman et al. Mar 2001 B1
6240184 Huynh et al. May 2001 B1
6241153 Tiffany, III Jun 2001 B1
6256873 Tiffany, III Jul 2001 B1
6269163 Rivest et al. Jul 2001 B1
6286022 Kaliski et al. Sep 2001 B1
6308890 Cooper Oct 2001 B1
6313724 Osterweil Nov 2001 B1
6389442 Yin et al. May 2002 B1
6393447 Jakobsson et al. May 2002 B1
6411715 Liskov et al. Jun 2002 B1
6446052 Juels Sep 2002 B1
6460141 Olden Oct 2002 B1
6592044 Wong et al. Jul 2003 B1
6607127 Wong Aug 2003 B2
6609654 Anderson et al. Aug 2003 B1
6631849 Blossom Oct 2003 B2
6655585 Shinn Dec 2003 B2
6681988 Stack et al. Jan 2004 B2
6705520 Pitroda et al. Mar 2004 B1
6747440 Weder Jun 2004 B2
6755341 Wong et al. Jun 2004 B1
6764005 Cooper Jul 2004 B2
6769618 Finkelstein Aug 2004 B1
6805288 Routhenstein et al. Oct 2004 B2
6811082 Wong Nov 2004 B2
6813354 Jakobsson et al. Nov 2004 B1
6817532 Finkelstein Nov 2004 B2
6873974 Schutzer Mar 2005 B1
6902116 Finkelstein Jul 2005 B2
6970070 Juels et al. Nov 2005 B2
6980969 Tuchler et al. Dec 2005 B1
6985583 Brainard et al. Jan 2006 B1
6991155 Burchette, Jr. Jan 2006 B2
7013030 Wong et al. Mar 2006 B2
7035443 Wong Apr 2006 B2
7039223 Wong May 2006 B2
7044394 Brown May 2006 B2
7051929 Li May 2006 B2
7083094 Cooper Aug 2006 B2
7100049 Gasparini et al. Aug 2006 B2
7100821 Rasti Sep 2006 B2
7111172 Duane et al. Sep 2006 B1
7114652 Moullette et al. Oct 2006 B2
7136514 Wong Nov 2006 B1
7140550 Ramachandran Nov 2006 B2
7163153 Blossom Jan 2007 B2
7195154 Routhenstein Mar 2007 B2
7197639 Juels et al. Mar 2007 B1
7219368 Juels et al. May 2007 B2
7225537 Reed Jun 2007 B2
7225994 Finkelstein Jun 2007 B2
7246752 Brown Jun 2007 B2
7298243 Juels et al. Nov 2007 B2
7334732 Cooper Feb 2008 B2
7337326 Palmer et al. Feb 2008 B2
7346775 Gasparini et al. Mar 2008 B2
7356696 Jakobsson et al. Apr 2008 B1
7357319 Liu et al. Apr 2008 B1
7359507 Kaliski Apr 2008 B2
7360688 Harris Apr 2008 B1
7363494 Brainard et al. Apr 2008 B2
7380710 Brown Jun 2008 B2
7398253 Pinnell Jul 2008 B1
7404087 Teunen Jul 2008 B2
7424570 D'Albore et al. Sep 2008 B2
7427033 Roskind Sep 2008 B1
7454349 Teunen et al. Nov 2008 B2
7461250 Duane et al. Dec 2008 B1
7461399 Juels et al. Dec 2008 B2
7472093 Juels Dec 2008 B2
7472829 Brown Jan 2009 B2
7494055 Fernandes et al. Mar 2009 B2
7502467 Brainard et al. Mar 2009 B2
7502933 Jakobsson et al. Mar 2009 B2
7503485 Routhenstein Mar 2009 B1
7516492 Nisbet et al. Apr 2009 B1
7523301 Nisbet et al. Apr 2009 B2
7530495 Cooper May 2009 B2
7532104 Juels May 2009 B2
7543739 Brown et al. Jun 2009 B2
7559464 Routhenstein Jul 2009 B2
7562221 Nystrom et al. Jul 2009 B2
7562222 Gasparini et al. Jul 2009 B2
7580898 Brown et al. Aug 2009 B2
7584153 Brown et al. Sep 2009 B2
7591426 Osterweil et al. Sep 2009 B2
7591427 Osterweil Sep 2009 B2
7602904 Juels et al. Oct 2009 B2
7631804 Brown Dec 2009 B2
7639537 Sepe et al. Dec 2009 B2
7641124 Brown et al. Jan 2010 B2
7660902 Graham et al. Feb 2010 B2
7784687 Mullen et al. Aug 2010 B2
7793851 Mullen Sep 2010 B2
7828207 Cooper Nov 2010 B2
7828220 Mullen Nov 2010 B2
7931195 Mullen Apr 2011 B2
7954705 Mullen Jun 2011 B2
8011577 Mullen et al. Sep 2011 B2
8020775 Mullen et al. Sep 2011 B2
8074877 Mullen et al. Dec 2011 B2
8286876 Mullen et al. Oct 2012 B2
8302872 Mullen Nov 2012 B2
8382000 Mullen et al. Feb 2013 B2
8393545 Mullen et al. Mar 2013 B1
8413892 Mullen et al. Apr 2013 B2
8424773 Mullen et al. Apr 2013 B2
8459548 Mullen et al. Jun 2013 B2
8485437 Mullen et al. Jul 2013 B2
8511574 Yen et al. Aug 2013 B1
8517276 Mullen et al. Aug 2013 B2
8579203 Lambeth et al. Nov 2013 B1
8590796 Cloutier et al. Nov 2013 B1
8608083 Mullen et al. Dec 2013 B2
8622309 Mullen et al. Jan 2014 B1
8668143 Mullen et al. Mar 2014 B2
8733638 Mullen et al. May 2014 B2
8757483 Mullen et al. Jun 2014 B1
8757499 Cloutier et al. Jun 2014 B2
8875999 Mullen et al. Nov 2014 B2
8881989 Mullen et al. Nov 2014 B2
8931703 Mullen et al. Jan 2015 B1
8973824 Mullen et al. Mar 2015 B2
9004368 Mullen et al. Apr 2015 B2
9010630 Mullen et al. Apr 2015 B2
9064255 Mullen et al. Jun 2015 B1
9361569 Mullen et al. Jun 2016 B2
9384438 Mullen et al. Jul 2016 B2
9547816 Mullen et al. Jan 2017 B2
9639796 Mullen et al. May 2017 B2
9684861 Mullen et al. Jun 2017 B2
9697454 Mullen et al. Jul 2017 B2
9704088 Mullen et al. Jul 2017 B2
9704089 Mullen et al. Jul 2017 B2
9727813 Mullen et al. Aug 2017 B2
9805297 Mullen et al. Oct 2017 B2
9852368 Yen et al. Dec 2017 B1
9953255 Yen et al. Apr 2018 B1
10032100 Mullen et al. Jul 2018 B2
10095974 Mullen et al. Oct 2018 B1
10169692 Mullen et al. Jan 2019 B2
10198687 Mullen et al. Feb 2019 B2
10223631 Mullen et al. Mar 2019 B2
10255545 Mullen et al. Apr 2019 B2
10325199 Mullen et al. Jun 2019 B2
10430704 Mullen et al. Oct 2019 B2
10467521 Mullen et al. Nov 2019 B2
10496918 Mullen et al. Dec 2019 B2
10579920 Mullen et al. Mar 2020 B2
20010034702 Mockett et al. Oct 2001 A1
20010047335 Arndt et al. Nov 2001 A1
20020059114 Cockrill et al. May 2002 A1
20020082989 Fife et al. Jun 2002 A1
20020096570 Wong et al. Jul 2002 A1
20020120583 Keresman, III et al. Aug 2002 A1
20030034388 Routhenstein et al. Feb 2003 A1
20030052168 Wong Mar 2003 A1
20030057278 Wong Mar 2003 A1
20030116635 Taban Jun 2003 A1
20030152253 Wong Aug 2003 A1
20030163287 Vock et al. Aug 2003 A1
20030173409 Vogt et al. Sep 2003 A1
20030179909 Wong et al. Sep 2003 A1
20030179910 Wong Sep 2003 A1
20030226041 Palmer Dec 2003 A1
20030226899 Finkelstein Dec 2003 A1
20040133787 Doughty Jul 2004 A1
20040158728 Kim Aug 2004 A1
20040162732 Rahim et al. Aug 2004 A1
20040172535 Jakobsson Sep 2004 A1
20040177045 Brown Sep 2004 A1
20040035942 Silverman Dec 2004 A1
20050043997 Sohata et al. Feb 2005 A1
20050080747 Anderson et al. Apr 2005 A1
20050086160 Wong et al. Apr 2005 A1
20050086177 Anderson et al. Apr 2005 A1
20050116026 Burger et al. Jun 2005 A1
20050119940 Concilio et al. Jun 2005 A1
20050154643 Doan et al. Jul 2005 A1
20050228959 D'Albore et al. Oct 2005 A1
20060000900 Fernandes et al. Jan 2006 A1
20060037073 Juels et al. Feb 2006 A1
20060041759 Kaliski et al. Feb 2006 A1
20060085328 Cohen et al. Apr 2006 A1
20060091223 Zellner May 2006 A1
20060161435 Atef et al. Jul 2006 A1
20060163353 Moulette et al. Jul 2006 A1
20060164054 Wang Jul 2006 A1
20060174104 Crichton et al. Aug 2006 A1
20060196931 Holtmanns et al. Sep 2006 A1
20060256961 Brainard et al. Nov 2006 A1
20070034700 Poidomani et al. Feb 2007 A1
20070114274 Gibbs et al. May 2007 A1
20070124321 Szydlo May 2007 A1
20070152070 D'Albore Jul 2007 A1
20070152072 Frallicciardi et al. Jul 2007 A1
20070153487 Frallicciardi et al. Jul 2007 A1
20070174614 Duane et al. Jul 2007 A1
20070192249 Biffle et al. Aug 2007 A1
20070241183 Brown et al. Oct 2007 A1
20070241201 Brown et al. Oct 2007 A1
20070256123 Duane et al. Nov 2007 A1
20070291753 Romano Dec 2007 A1
20080005510 Sepe et al. Jan 2008 A1
20080008315 Fontana et al. Jan 2008 A1
20080008322 Fontana et al. Jan 2008 A1
20080010675 Massascusa et al. Jan 2008 A1
20080016351 Fontana et al. Jan 2008 A1
20080019507 Fontana et al. Jan 2008 A1
20080028447 O'Malley et al. Jan 2008 A1
20080029607 Mullen Feb 2008 A1
20080035738 Mullen Feb 2008 A1
20080040271 Hammad et al. Feb 2008 A1
20080040276 Hammad et al. Feb 2008 A1
20080054068 Mullen Mar 2008 A1
20080054079 Mullen Mar 2008 A1
20080054081 Mullen Mar 2008 A1
20080058016 Di Maggio et al. Mar 2008 A1
20080059379 Ramaci et al. Mar 2008 A1
20080065555 Mullen Mar 2008 A1
20080096326 Reed Apr 2008 A1
20080126398 Cimino May 2008 A1
20080128515 Di Iorio Jun 2008 A1
20080148394 Poidomani et al. Jun 2008 A1
20080201264 Brown et al. Aug 2008 A1
20080209550 Di Iorio Aug 2008 A1
20080246439 Tsui Oct 2008 A1
20080288699 Chichierchia Nov 2008 A1
20080294930 Varone et al. Nov 2008 A1
20080302869 Mullen Dec 2008 A1
20080302876 Mullen Dec 2008 A1
20080302877 Musella et al. Dec 2008 A1
20090009138 Ahmad et al. Jan 2009 A1
20090011706 Wilson et al. Jan 2009 A1
20090046522 Sepe et al. Jan 2009 A1
20090013122 Sepe et al. Feb 2009 A1
20090036147 Romano Feb 2009 A1
20090108064 Fernandes et al. Apr 2009 A1
20090150295 Hatch et al. Jun 2009 A1
20090152365 Li et al. Jun 2009 A1
20090159663 Mullen et al. Jun 2009 A1
20090159667 Mullen et al. Jun 2009 A1
20090159668 Mullen et al. Jun 2009 A1
20090159669 Mullen et al. Jun 2009 A1
20090159670 Mullen et al. Jun 2009 A1
20090159671 Mullen et al. Jun 2009 A1
20090159672 Mullen et al. Jun 2009 A1
20090159673 Mullen et al. Jun 2009 A1
20090159680 Mullen et al. Jun 2009 A1
20090159681 Mullen et al. Jun 2009 A1
20090159682 Mullen et al. Jun 2009 A1
20090159688 Mullen et al. Jun 2009 A1
20090159689 Mullen et al. Jun 2009 A1
20090159690 Mullen et al. Jun 2009 A1
20090159696 Mullen Jun 2009 A1
20090159697 Mullen et al. Jun 2009 A1
20090159698 Mullen et al. Jun 2009 A1
20090159699 Mullen et al. Jun 2009 A1
20090159700 Mullen et al. Jun 2009 A1
20090159701 Mullen et al. Jun 2009 A1
20090159702 Mullen Jun 2009 A1
20090159703 Mullen et al. Jun 2009 A1
20090159704 Mullen et al. Jun 2009 A1
20090159705 Mullen et al. Jun 2009 A1
20090159706 Mullen et al. Jun 2009 A1
20090159707 Mullen et al. Jun 2009 A1
20090159708 Mullen et al. Jun 2009 A1
20090159709 Mullen Jun 2009 A1
20090159710 Mullen et al. Jun 2009 A1
20090159711 Mullen et al. Jun 2009 A1
20090159712 Mullen et al. Jun 2009 A1
20090159713 Mullen et al. Jun 2009 A1
20090160617 Mullen et al. Jun 2009 A1
20090188105 Chien Jul 2009 A1
20090242648 Di Sirio et al. Oct 2009 A1
20090244858 Di Sirio et al. Oct 2009 A1
20090253460 Varone et al. Oct 2009 A1
20090255996 Brown et al. Oct 2009 A1
20090290704 Cimino Nov 2009 A1
20090303885 Longo Dec 2009 A1
20090308921 Mullen Dec 2009 A1
20110025047 Mullen Feb 2011 A1
20110028184 Cooper Feb 2011 A1
20110037041 Mullen et al. May 2011 A1
20110045991 Mullen et al. Jul 2011 A1
20110272465 Mullen et al. Nov 2011 A1
20110272466 Mullen et al. Nov 2011 A1
20110272467 Mullen et al. Nov 2011 A1
20110272471 Mullen Nov 2011 A1
20110272472 Mullen Nov 2011 A1
20110272473 Mullen et al. Nov 2011 A1
20110272474 Mullen et al. Nov 2011 A1
20110272475 Mullen et al. Nov 2011 A1
20110272476 Mullen et al. Nov 2011 A1
20110272477 Mullen et al. Nov 2011 A1
20110272478 Mullen Nov 2011 A1
20110272479 Mullen Nov 2011 A1
20110272480 Mullen et al. Nov 2011 A1
20110272481 Mullen et al. Nov 2011 A1
20110272482 Mullen et al. Nov 2011 A1
20110272483 Mullen et al. Nov 2011 A1
20110272484 Mullen et al. Nov 2011 A1
20110276380 Mullen et al. Nov 2011 A1
20110276381 Mullen et al. Nov 2011 A1
20110276416 Mullen et al. Nov 2011 A1
20110276424 Mullen Nov 2011 A1
20110276425 Mullen Nov 2011 A1
20110276436 Mullen et al. Nov 2011 A1
20110276437 Mullen et al. Nov 2011 A1
20110278364 Mullen et al. Nov 2011 A1
20110282753 Mullen et al. Nov 2011 A1
20110300799 Da Fonseca et al. Dec 2011 A1
20120031919 Mullen et al. Apr 2012 A1
20120031921 Mullen et al. Apr 2012 A1
20120037237 Mullen et al. May 2012 A1
20120286037 Mullen et al. Nov 2012 A1
20120318871 Mullen et al. Dec 2012 A1
20130020396 Mullen et al. Jan 2013 A1
20130026746 Mullen et al. Feb 2013 A1
20130282573 Mullen et al. Oct 2013 A1
20130282575 Mullen et al. Oct 2013 A1
20150186766 Mullen et al. Jul 2015 A1
20160180209 Mullen et al. Jun 2016 A1
20160239735 Mullen et al. Aug 2016 A1
20160283837 Mullen et al. Sep 2016 A1
20160307085 Mullen et al. Oct 2016 A1
20160335529 Mullen et al. Nov 2016 A1
20160342876 Mullen et al. Nov 2016 A1
20160342877 Mullen et al. Nov 2016 A1
20160342878 Mullen et al. Nov 2016 A1
20160342879 Mullen et al. Nov 2016 A1
20160342880 Mullen et al. Nov 2016 A1
20170286817 Mullen et al. Oct 2017 A1
20170300796 Mullen et al. Oct 2017 A1
20190042903 Cloutier et al. Feb 2019 A1
20190065928 Mullen et al. Feb 2019 A1
20190197387 Mullen et al. Jun 2019 A1
20190340484 Mullen et al. Nov 2019 A1
Foreign Referenced Citations (8)
Number Date Country
05210770 Aug 1993 JP
WO9852735 Nov 1998 WO
WO0247019 Jun 2002 WO
WO06066322 Jun 2006 WO
WO06080929 Aug 2006 WO
WO06105092 Oct 2006 WO
WO06116772 Nov 2006 WO
WO08064403 Jun 2008 WO
Non-Patent Literature Citations (6)
Entry
U.S. Appl. No. 60/594,300, Poidomani et al.
U.S. Appl. No. 60/675,388, Poidomani et al.
The Bank Credit Card Business. Second Edition, American Bankers Association, Washington, D.C., 1996.
A Day in the Life of a Flux Reversal. http://www.phrack/org/issues.html?issue=37&id=6#article. As viewed on Apr. 12, 2010.
Dynamic Virtual Credit Card Numbers. http://homes.cerias.purdue.edu/˜jtli/paper/fc07.pdf. As viewed on Apr. 12, 2010.
English translation of JP 05210770 A.
Provisional Applications (5)
Number Date Country
61166909 Apr 2009 US
61220501 Jun 2009 US
61234406 Aug 2009 US
61247143 Sep 2009 US
61247183 Sep 2009 US
Continuations (1)
Number Date Country
Parent 12716204 Mar 2010 US
Child 15081990 US