Claims
- 1. A carry circuit having a first block which produces a first carry signal (C1) according to sum data of a first plurality of bits and carry data of said first plurality of bits which are arithmetically operated therein, and a second block (10) which produces a second carry signal (C2) according to said first carry signal and sum data (S.sub.4 to S.sub.7) of a second plurality of bits and carry data (C.sub.4 to C.sub.7) of said second plurality of bits which are arithmetically operated therein, said second block comprising:
- a carry input terminal receiving said first carry signal;
- a first means (70, 71) provided independently of said carry input terminal for generating a first signal having a fixed first level which corresponds to the one of two levels that said first carry signal takes and a second signal having a fixed second level which corresponds to the other of said two levels independently of said first carry signal;
- a second means (50, 51, 52, 53, 57, . . , 50", 51", 52", 53", 57") receiving said first signal, said second signal, said sum data of said second plurality of bits and said carry data of said second plurality of bits for producing two output signals independently of said first carry signal before said second block receives said first carry signal, said two output signals having a first level and a second level, respectively, according to said first and second signals when said sum data of said second plurality of bits all have the same one of said first and second levels,
- a buffer means (62, 63) receiving said two output signals and for providing two buffered output signals, and
- a third means (60, 61) coupled to said buffer means and said carry input terminal for selecting either one of said two bufferred output signals in accordance with said first carry signal after said second block receives said first carry signal, the selected buffered output signal being outputted from said second block as said second carry signal (C2).
- 2. A carry circuit as claimed in claim 1, in which the first and second signals comprise to a predetermined voltage level source and a ground level voltage source, respectively.
- 3. A carry circuit as claimed in claim 1, in which said second block further comprises fourth means (54, 55, 56, 58, 59, . . . , 54", 55", 56", 58", 59") receiving said first signal, said second signal, said sum data of said second plurality of bits and said first carry signal for producing an output sum signal (S.sub.4 ', S.sub.5 ', . . . , S.sub.7 ').
Priority Claims (2)
Number |
Date |
Country |
Kind |
58-250105 |
Dec 1983 |
JPX |
|
58-247006 |
Dec 1983 |
JPX |
|
Parent Case Info
This is a continuation of application Ser. No. 686,802 filed 12/27/84, now U.S. Pat. No. 4,763,295.
US Referenced Citations (6)
Continuations (1)
|
Number |
Date |
Country |
Parent |
686802 |
Dec 1984 |
|