Claims
- 1. An integrated circuit structure, comprising:
- a plurality of contact pads including a first contact pad for receiving a voltage; wherein said first contact pad is functionally connected between a more positive power supply line and a more negative power supply line, and to an inner core circuitry;
- an overvoltage protection circuit operatively connected between said first contact pad and said more negative power supply line;
- wherein said overvoltage protection circuit comprises first and second nMOS devices connected in series between said first contact pad and said more negative power supply line;
- a first biasing circuit operatively connected to a control terminal of said first nMOS device; and
- a second biasing circuit operatively connected to a control terminal of said second nMOS device;
- wherein said first and second biasing circuits are connected between said more positive power supply line and said more negative power supply line, and
- wherein said first and second nMOS devices include respective gate dielectrics, neither of which alone will reliably withstand the voltages normally present on said first contact pad.
- 2. The integrated circuit structure of claim 1, further comprising:
- a rectifying element interposed between said first contact pad and said more positive power supply line, and connected to conduct current in a first direction.
- 3. The integrated circuit structure of claim 1, further comprising:
- a capacitor operatively connected between said more positive power supply line and said more negative power supply line.
- 4. An integrated circuit biasing structure, comprising:
- first and second biasing circuits operatively connected to first and second output connections, respectively, and interconnected to each other by an interconnection line;
- wherein said first biasing circuit comprises
- a plurality of cascoded pMOS devices including a first pMOS device, interposed between a more positive power supply line and a more negative power supply line; and
- wherein said second biasing circuit comprises
- a plurality of cascoded pMOS devices comprising second and third pMOS devices, interposed between said more positive power supply line and said more negative power supply line; and
- an nMOS device; wherein a control terminal of said nMOS device is operatively connected to an output terminal of said second pMOS device, an input terminal of said nMOS device is operatively connected to said second output connection, and said output terminal of said nMOS device is connected to said more negative power supply line;
- wherein said interconnection line connects a control terminal of said first pMOS device to an input terminal of said third pMOS device, and said first output connection operatively connects to an input terminal of said first pMOS device.
- 5. A method for protecting integrated circuitry against ESD, comprising the steps of:
- (a.) receiving a first voltage at a first contact pad;
- (b.) providing first and second nMOS devices in a cascode configuration between said first contact pad and a more negative power supply line;
- (c.) providing a rectifying element between said first pad and a more positive power supply line;
- (d.) biasing voltage at control terminals of said first and second nMOS devices with first and second biasing circuits, respectively, such that when said rectifying element conducts current to charge a capacitor, said first and second biasing circuits turn on and raise said voltage at said control terminals greater than said nMOS devices threshold voltage.
BACKGROUND AND SUMMARY OF THE INVENTION
This application claims priority under 35 USC .sctn.119(e)(1) of provisional application number 60/057,273, filed Aug. 29, 1997.
US Referenced Citations (3)
Number |
Name |
Date |
Kind |
5473500 |
Payne et al. |
Dec 1995 |
|
5852375 |
Byrne et al. |
Dec 1998 |
|
5852540 |
Haider |
Dec 1998 |
|
Non-Patent Literature Citations (2)
Entry |
Proceedings of the IEEE, vol. 81, No. 5, May 1993, "ESD: A Pervasive Reliability Convern for IC Technologies," pp. 690-702 (Charvaka Duvvury, Member IEEE and Ajith Amerasekera, Member IEEE). |
1995 IEEE, "EOS/ESD Reliability of Deep Sub-Micron NMOS Protection Devices," pp. 284-291 (Sridhar Ramaswamy, Charvaka duvvury and Sung-Mo Kang). |