Claims
- 1. A system for converting a plurality of parallel output signals representing video information from a microcomputer into latched control signals and characters for presentation in a dot matrix form on the display face of a cathode ray tube in a television receiver, wherein ordered character display positions are scanned in successive lines on said display face with said microcomputer output signals including character code signals, memory address code signals and timing pulse signals, said system comprising:
- bus means for receiving said plurality of microcomputer parallel output signals and for converting said signals into a series of coded digital signals;
- first memory means coupled to said bus means for sequentially storing data representative of said control signals and said characters in a plurality of addressable memory locations, the spatial position of each of said memory locations corresponding to the positions of said characters as displayed on the face of said cathode ray tube;
- address register means coupled to said bus means and responsive to said timing pulse signals for providing said memory address code signals to said first memory means when a first edge of said timing pulse signal is received by said bus means and for providing said character code signals to said first memory means for storage therein when a second edge of said timing pulse signal is received by said bus means;
- second memory means adapted to store dot matrix images representing said characters in a plurality of addressable memory locations therein;
- control means coupled to said second memory means and said first memory means for selecting and reading out particular ones of said dot matrix images from said second memory means according to the sequential storage of said characters in said first memory means and for providing said dot matrix images to said cathode ray tube; and
- latch means including a plurality of latches coupled to said bus means for receiving said coded digital signals and for converting said coded digital signals to a plurality of latched output control signals for controlling video and nonvideo functions in said television receiver in response to the video information received from said microcomputer.
- 2. A system as in claim 1 further comprising means coupled to said address register means for providing an incrementing signal thereto for automatically incrementing said memory address code signals in storing the next sequence of said character code signals in the next adjacent addressable memory location in said first memory means.
- 3. A system as in claim 2 wherein said incrementing signal is provided to said address register means when said first edge of said timing pulse is received by said bus means.
- 4. A system as in claim 1 wherein said latched output signals are provided to various television receiver circuitry including video blanking circuitry and audio muting circuitry for controlling video blanking and audio muting and to telephone switching circuitry for converting said television receiver to a television/telephone system.
- 5. A system as in claim 1 further including character position control means comprising:
- means for detecting a vertical sync pulse in said cathode ray tube;
- means for counting horizontal sync pulses following a vertical sync pulse and for generating a first timing signal when a predetermined number of horizontal sync pulses have been counted;
- timing means coupled to said horizontal sync pulse counting means for providing a plurality of pulses of predetermined duration in response to receipt of said first timing signal; and
- means coupled to said timing means for counting said pulses and to said control means for providing a display signal to said control means when a predetermined number of pulses have been counted for initiating the display of said characters at a desired position on the face of said cathode ray tube.
- 6. A system for converting a plurality of parallel output signals representing video information from a microcomputer into latched control signals and characters for presentation in a dot matrix form on the display face of a cathode ray tube in a television receiver having video and audio generating and blanking and muting circuitry and telephone switching circuitry, wherein ordered character display positions are scanned in successive lines on said display face with said microcomputer output signals including character code signals, memory address code signals and timing pulse signals, said system comprising:
- bus means for receiving said plurality of microcomputer parallel output signals and for converting said signals into a series of coded digital signals;
- first memory means coupled to said bus means for sequentially storing data representative of said control signals and said characters in a plurality of addressable memory locations, the spatial position of each of said memory locations corresponding to the positions of said characters as displayed on the face of said cathode ray tube;
- address register means coupled to said bus means and responsive to said timing pulse signals for providing said memory address code signals to said first memory means when a first edge of said timing pulse signal is received by said bus means and for providing said character code signals to said first memory means for storage therein when a second edge of said timing pulse signal is received by said bus means;
- second memory means adapted to store dot matrix images representing said characters in a plurality of addressable memory locations therein;
- control means coupled to said second memory means and said first memory means for selecting and reading out particular ones of said dot matrix images from said second memory means according to the sequential storage of said characters in said first memory means and for providing said dot matrix images to said cathode ray tube;
- character positioning means comprising:
- means for detecting a vertical sync pulse in said cathode ray tube;
- means for counting horizontal sync pulses following a vertical sync pulse and for generating a first timing signal when a predetermined number of horizontal sync pulses have been counted;
- timing means coupled to said horizontal sync pulse counting means for providing a plurality of pulses of predetermined duration in response to receipt of said first timing signal; and
- means coupled to said timing means for counting said pulses and to said control means for providing a display signal to said control means when a predetermined number of pulses have been counted for initiating the display of said characters at a desired position on the face of said cathode ray tube; and
- latch means including a plurality of latches coupled to said bus means for receiving said coded digital signals and for converting said coded digital signals to a plurality of latched output control signals for controlling video and nonvideo functions in said television receiver in response to the video information received from said microcomputer and wherein said latch means is coupled to said telephone switching circuitry for converting said television receiver to a television/telephone system and to said video blanking and audio muting circuitry for blanking and muting said television receiver simultaneously therewith in response to said latched output control signals.
CROSS-REFERENCE TO RELATED APPLICATION
This application is related to but in no way dependent upon the following application which is assigned to the assignee of the present application: Ser. No. 243,010, filed Mar. 12, 1981, entitled "Microcomputer-Controlled Television/Telephone System and Method Therefore," in the names of Peter C. Skerlos, Paul A. Snopko, Frank C. Templin and Thomas J. Zato, which has issued as U.S. Pat. No. 4,356,509 dated Oct. 26, 1982.
US Referenced Citations (9)