This invention relates to control for charge pumps to balance charge.
Patent Publication WO 2012/151466, published on Nov. 8, 2012, and incorporated herein by reference, describes configurations of charge pumps, also known as switched capacitor converters, in which the source and/or load comprise regulating/regulator circuits. In some examples, the load can effectively comprise a current source and/or load rather than present a constant voltage in an example of what is referred to as “adiabatic” operation of a charge pump. Regulating/regulator circuits, such as switch-mode power converters, behave as current loads/sources. Therefore, current loads/sources and regulating/regulator circuits are interchangeable for the purpose of this disclosure.
Although use of a current-based load (and/or source) may improve efficiency as compared to a purely or substantially voltage-based load (and/or source), internal energy losses may remain, for example, due to redistribution of charges within the charge pump.
One effect of using a current-based load (and/or source) with a charge pump is that there may be situations in which a conventional switch timing used with voltage-based loads and/or sources results in charge imbalance across capacitors, which can result in loss of efficiency, for example, due to charge redistribution immediately after switching between configurations in the charge pump.
In one aspect, in general, an approach to improving efficiency of a charge pump using adiabatic charge transfer makes use of three or more states, each corresponding to a configuration of switches coupling capacitors to one another and/or the input and output terminals of the charge pump. By introducing an appropriate sequence of more than two states in which charge is transferred to or from capacitors, and selecting the duration those states are occupied in each operating cycle of the charge pump, charge transfer in and out of each capacitor is balanced over the operating cycle, thereby avoiding or greatly reducing charge redistribution at state transitions and its associated power losses that lead to inefficiency.
In one aspect, the invention features an apparatus for coupling to capacitors to form a charge pump circuit. Such an apparatus includes a first and second set of switch elements and a controller circuit. The first set of switch elements comprises switch elements that are configured to couple terminals of capacitor elements to permit charge transfer between the capacitors. The second set of switch elements comprises switch elements that are configured to couple terminals of at least some of the capacitor elements to a first terminal, which is either a high voltage terminal or a low voltage terminal. The controller circuit is coupled to the switch elements and configured to cycle the switch elements through a sequence of states. Each state defines a corresponding configuration of the switch elements. At least three of the states define different configurations of the switch elements permitting charge transfer between a pair of elements. The pair of elements is either a pair of capacitors, or a capacitor and a terminal. The configured cycle of states provides a voltage conversion between the high voltage terminal and the low voltage terminal.
In some embodiments, there are terminals for coupling the switch elements to the capacitors.
Other embodiments include the capacitors themselves. In these embodiments, the capacitors, when coupled to the switch elements, define a charge pump circuit.
Some embodiments comprise an integrated circuit. In these embodiments, at least part of the charge pump circuit and at least part of the controller circuit are formed in a single integrated circuit.
Also among the embodiments are those that include a regulator circuit. In these embodiments, the regulator circuit is coupled to at least one of the high voltage terminal and the low voltage terminal of the charge pump circuit. In some of these embodiments, the regulator circuit is configured to provide a current load at the low voltage terminal of the charge pump circuit. In others, the regulator circuit is configured to operate as a current source at the low voltage terminal of the charge pump circuit. In yet others, the regulator circuit is configured to provide a current load at the high voltage terminal of the charge pump circuit, or to operate as a current source at the high voltage terminal of the charge pump circuit, or to cause a pulsed current to pass between the regulator circuit and the charge pump circuit. In the latter case, the charge pump operates in a pulse cycle having a first fraction, during which the pulsed current is a first constant current, and a second fraction, during which the pulsed current is greater in magnitude than the second constant current. In many cases, the second constant current is substantially zero or even equal to zero. Typically, the first constant current is substantially larger than the second constant current.
In some embodiments, a regulator circuit is configured to control an average current passing between the regulator circuit and the charge pump circuit.
In those embodiments that feature a regulator, a great many regulator types can be used. These include regulators that are switch-mode power converters, or buck converters, or even magnetic filters.
In some embodiments, the controller is configured to maintain each state for a corresponding duration of a fraction of a charge pump cycle time. The durations of these states are selected to maintain a balanced charging and discharging of each of the capacitors through the sequence of states of each cycle.
In other embodiments, the controller is configured to select durations of the states to reduce redistribution of charge among the capacitors upon state transitions.
When coupled to the terminals of the capacitor elements, the switch elements define any of a variety of charge pump circuits. Examples include a multi-phase charge pump, a single-phase charge pump, a multi-stage charge pump, and a cascade multiplier.
Also among the embodiments are those in which the controller is configured to receive sensor signals from at least one of the first and second sets of switch elements and to adaptively adjust cycling of the switch elements through the sequence of states based at least in part on the sensor signals.
In some embodiments, there are two regulator circuits. A regulator circuit is coupled to the high voltage terminal of the charge pump circuit. Meanwhile, a second regulator circuit is coupled to the low voltage terminal of the charge pump circuit. Either the first or second regulator can be a magnetic filter. Among these embodiments are those in which the controller is configured to receive sensor signals from at least one of the first and second sets of switch elements and to adaptively adjust cycling of the switch elements through the sequence of states based at least in part on the sensor signals.
In another aspect, the invention features a method for operating a charge pump in which switch elements from a first set of switch elements are configured to couple terminals of capacitor elements to permit charge transfer between the capacitors, and in which switch elements from a second set of switch elements are configured to couple terminals of capacitor elements to either a high voltage terminal or a low voltage terminal. Such a method includes causing a voltage conversion between the high voltage terminal and the low voltage terminal. Causing this voltage conversion includes cycling the switch elements through a sequence of states. Each state defines a corresponding configuration of the switch elements. At least three of the states define different configurations of the switch elements permitting charge transfer between a pair of elements. The pair of elements is either a pair of capacitors or a capacitor and a one of the terminals.
Some practices of the invention include maintaining an average current passing between a regulator circuit and the charge pump circuit. Others include regulating a current at the first terminal, thereby maintaining an average current passing between a regulator circuit and the charge pump circuit.
In other practices, cycling the switch elements through a sequence of states includes maintaining each state for a corresponding duration of a fraction of a charge pump cycle time. This can also include selecting the durations of the states are selected to maintain a balanced charging and discharging of each of the capacitors through the sequence of states of each cycle.
Some practices of the invention include controlling an average current between a regulator circuit and the charge pump circuit.
Other practices include coupling a regulator circuit to the first terminal. Among these are practices that include causing the regulator circuit to provide a current load at the low voltage terminal of the charge pump circuit, causing the regulator circuit to provide a current load at the high voltage terminal of the charge pump circuit, causing the regulator circuit to operate as a current source at the low voltage terminal of the charge pump circuit, causing the regulator circuit to operate as a current source at the high voltage terminal of the charge pump circuit, and causing a pulsed current to pass between a regulator circuit and the charge pump circuit.
Some practices include coupling the switch elements from the first and second sets of switch elements to the terminals of the capacitor elements. This can result in forming a multi-phase charge pump, a single-phase charge pump, a multi-stage charge pump, or a cascade multiplier.
Those practices that involve a regulator include selecting the type of regulator. This can include selecting the regulator to be a switch-mode power converter, selecting the regulator to be a buck converter, or selecting the regulator to be a magnetic filter.
Some practices also include receiving sensor signals from at least one of the first and second sets of switch elements and adaptively adjusting the cycling of the switch elements through the sequence of states based at least in part on the sensor signals.
Some practices involve the use of two regulators. These practices further include coupling a first regulator to the high voltage terminal and coupling a second regulator to the low voltage terminal. One of the regulators can be a magnetic filter while the other is a converter. Among these practices are those that also include controlling least one of the first and second sets of switch elements and adaptively adjusting the cycling of the switch elements through the sequence of states based at least in part on sensor signals received from at least one of said first and second sets of switch elements.
Other features and advantages of the invention are apparent from the following description, and from the claims.
A first example charge pump 110 is shown in
The charge pump 110 is operated by controlling a set of switches (S1 through S9) that cause charge to pass between the capacitors and between the terminals and the capacitors. The control of the switches of the charge pump 110 can be represented as a cycle through a series of states, where each state is associated with a particular configuration of the set of switches (i.e., a particular setting of open-circuit (non-conducting) and closed-circuit (conducting) configuration of each of the switches).
One mode of operation of the charge pump 110 shown in
Note that in practice, additional states may be needed in which all or a sufficient set of switches are open such that charge is not passing to or from the capacitors without affecting the overall function of the charge pump 110. This occurs, for example, in a “break before make” approach to avoid the necessity of truly instantaneous switching. However, for the analysis of the ideal behavior below, such additional states are not generally considered because these additional states do not involve a transfer of charge and will not affect the outcome of the analysis.
A complete cycle of the charge pump 110 has a sequence of two states, state 1 followed by state 2. A first phase node P1 couples with the negative terminal of the capacitors C1, C3, and a second phase node P2 couples with the negative terminal of the capacitors C2, C4. The voltage at the first phase node P1 alternates between ground and the output voltage VOUT, and the voltage at the second phase node P2 is out of phase with the first phase node P1.
In steady-state operation, the capacitors C1 to C4 have nominal voltages across their terminals that are multiples of the nominal output voltage:
V1(nom)=4·VOUT(nom)=(4/5)·VIN
V2(nom)=3·VOUT(nom)=(3/5)·VIN
V3(nom)=2·VOUT(nom)=(2/5)·VIN
V4(nom)=1·VOUT(nom)=(1/5)·VIN
For example, when the input voltage VIN equal to 25.0 (volts), the nominal voltages across the capacitors C1-C4 are 20.0, 15.0, 10.0, and 5.0 (volts), respectively, and the nominal output voltage VOUT is 5.0 (volts). The actual voltages across the capacitors vary around these nominal values (i.e., the voltage exhibits “ripple”) during a cycle of the successive states of operation of the charge pump 110, denoted as
Vk=Vk(nom)+vk.
In this example, the output terminal of the charge pump 110 is treated as being coupled to a current load, with current IOUT. In some examples, this current is assumed constant. More generally, as discussed further below, the current may be pulsed with a constant average ĪOUT=D·IOUT(peak), where D is the duty cycle (a fraction between zero and one) of the pulsed current load. This is a good representation of the behavior of a buck converter. In general, the current-load's switching frequency is an integer multiple of that charge pump's switching frequency. For example, it may be 2×, 3×, 10×, 100× the charge pump's switching frequency. In some examples, the current may be constant during a state, but have different values during each state. Furthermore, state transition instants are preferably chosen to occur during the zero-current part of the output current duty cycle, thereby reducing switching losses with non-ideal (e.g., transistor) switches. But for the sake of discussion of this first example, only the constant current case is considered.
During state 1, the outer capacitors C1, C4 carry a current of 0.4·IOUT while the inner capacitors C2, C3 each carry a current of 0.2·IOUT. This is half the current through the outer capacitors C1, C4. Therefore, if state 1 has a state-duration time t1, then the change in charge on the outer capacitors C1, C4, denoted ΔQk,j as the change in charge on capacitor Ck during state j, satisfies
+ΔQ1,1=−ΔQ4,1=t1·0.4·ĪOUT
while the change in charge on the inner capacitors C2, C3 during state 1 satisfies
−ΔQ2,1=+ΔQ3,1=t1·0.2·ĪOUT.
Note that the inner capacitors C2, C3 are connected in series while the outer capacitors C1, C4 are the only elements in their respective paths, causing the current to divide accordingly by the number of series capacitors.
During state 2, every capacitor carries a current of 0.5·IOUT. The inner capacitors C2, C3 are always in a series connection with another capacitor in either state while the outer capacitors C1, C4 have a similar series connection only during state 2. The current flow polarity through each capacitor changes back and forth from one state to the next state as needed to charge and discharge the capacitor and maintain a constant average voltage across the capacitor.
If the charge pump 110 were controlled at a 50% duty cycle with t1=t2=0.5·TSW, where TSW is the total duration of the switching cycle, the net charge across each cycle of two states on each capacitor Ck, ΔQk=ΔQk,1+ΔQk,2 would not be zero. A consequence of this would be that the net charge and average voltage on the capacitors may drift over successive cycles and/or may cause a sizeable redistribution of charge at each state transition. Neither of these would be desirable.
An alternative three-state control of the charge pump 110 shown in
The equivalent circuits in each of these states are shown in
ΔQ1=0=+0.5t1a−0.5t2
ΔQ2=0=−1.0t1b+0.5t2
ΔQ3=0=+1.0t1b−0.5t2
ΔQ4=0=−0.5t1a+0.5t2
TSW=+1.0t1a+1.0t1b+1.0t2
where the set of equations are satisfied with
t1a=0.4·TSW
t1b=0.2·TSW
t2=0.4·TSW
Assuming the state-duration times above,
Another three-state approach to controlling the charge pump 110 of
An analysis as presented above applied to this definition of the states yields state-duration times that satisfy the charge balance equations of
t1a=0.5·TSW
t1b=0.1·TSW
t2=0.4·TSW
Assuming the state-duration times above,
A consideration of the sum of the RMS (root mean squared) currents through the capacitors shows that these state definitions yield a lower value than that of the previously described three-state configuration (
Note that different sequences of states can still result in charge balance over the repeating cycle. For example, the state sequence 1a-1b-2-1a-1b-2 . . . can be replaced with the sequence 1b-1a-2-1b-1a-2 . . . using the same state-duration times as determined above.
Other state definitions and timing also follow the approach outlined above. For instance, two additional approaches for the M=5 case are shown below in tabular form:
and
where X indicates that the switch can either be open or closed.
The multi-state approach presented above for the M=5 circuit of
t1a=(M+5)/(4M)·TSW
t1b=(M−3)/(4M)·TSW
t2=(M−1)/(2M)·TSW
A similar approach can be applied to situations where M is even. Referring to
Applying the type of analysis described above, the state-duration times to achieve a balancing of charge transfer through the cycle of states yields:
t1a=1/3·TSW
t1b=1/6·TSW
t2a=1/3·TSW
t2b=1/6·TSW
As with M being an odd case, a general solution for arbitrary M being even yields the solution:
t1a=(M−2)/(2M)·TSW
t1b=1/M·TSW
t2a=(M−2)/(2M)·TSW
t2b=1/M·TSW
The approach described above is applicable to multi-phase charge pumps as well. For example,
The configurations for the switches in one possible four-state approach (with states labeled 1a, 1b, 2a, 2b) are shown in the table below:
t1a=12a=0.25·TSW
t1b=t2b=0.25·TSW
Note that in this example, the input current from the VIN terminal is zero during states 1b and 2b while non-zero during states 1a and 2a at a current of 0.4·IOUT, yielding an average input current of 0.2·ĪOUT=ĪOUT/M as expected.
Referring to
The approaches described above are applicable to a wide range of charge pump topologies. As a further example, an
Equivalent circuits for the four states are shown in
In the analysis above, the average current ĪOUT is assumed to be the same during all state-duration times, therefore, the charge transfers are proportional to tj·ĪOUT. In an alternative approach, the average output current may be controlled to be different for different states so that the charge transfers in state j are proportional to tj·ĪOUT,j where both the state-duration time tj and the average current ĪOUT,j are determined according to the constraint equations. In some examples, the state-duration times may be further (fully or partially) constrained for other considerations, for example, to avoid short state-duration times which might cause EMI (electromagnetic interference). An example, where such variable and periodic control of output current may be effective is when driving one or more LEDs (light emitting diode) in series or in parallel, where the variation in current does not appreciably cause perceptible variation in light output.
The approach described above can be applied to the two-phase M=5 cascade multiplier type charge pump 110 of
With state-duration times of 0.25·TSW for each of the four states, it becomes necessary to apply a current skew, ISKEW, to the output load in each state to achieve charge balance over a cycle of the four states. In this example, a negative current skew of 0.2·IOUT during states 1a and 2a, and a positive current skew of 0.2·IOUT during states 1b and 2b will achieve charge balance in all capacitors over a cycle, where the average output current across each cycle of four states is IOUT. In other words, the output load current during states 1a and 2a is 0.8·IOUT and the output load current during states 1b and 2b is 1.2·IOUT. The magnitude of the applied current skew is the same in all four states, but the polarity of the current skew changes back and forth between positive and negative from one state to the next. For a two-phase charge pump with this four-state approach and 0.25·TSW state-duration times, a general solution for arbitrary M yields the following solution for the magnitude of the applied current skew, ISKEW:
It should be understood that the description above focuses on analysis of idealized circuits with ideal switches, ideal current, voltage sources, and resistance-free circuit paths. In practice, switches are implemented, for instance, with transistors, which generally exhibit internal resistance and capacitive characteristics. The output current load may be implemented using an inductor such that during the part of the duty cycle modeled as a constant current, the current in fact fluctuates as energy is transferred from the charge pump to the inductor. Physical capacitors may have slightly different capacitances, and therefore the ideal analysis for charge balancing may not be exactly correct. Nevertheless, the approach presented above is applicable to non-ideal implementations of the approach, either exactly, or accounting for the non-ideal nature of the circuit for example, determining the state durations to achieve charge balance in a real rather than an ideal circuit, for example, using numerical circuit simulation techniques.
Implementations of a charge pump controlled according to one or more of the approaches described above may use a controller that is configured to follow a state sequence as described and to set the switches accordingly. Referring to
In some examples, the controller 120 also controls the first regulator circuit 130, for example, to maintain a common underlying clocking rate for both the charge pump 110 and the first regulator circuit 130 (e.g., switching the first regulator circuit 130 at a multiple 2×, 4×, 10×, 100×, etc. of the cycle frequency of the charge pump 110). In some implementations, the controller 120 is integrated in whole or in part in an integrated device that includes at least some of the switches 114 (e.g., transistors).
An alternative power converter 101 is illustrated in
One more alternative power converter 102 is illustrated in
In other examples, either the first regulator circuit 130 or the second regulator circuit 160 is a magnetic filter, such as an LC filter, instead of a converter. If the first regulator circuit 130 is a magnetic filter, then the regulation capability of the power converter 102 is only accomplished by the second regulator circuit 160 and adiabatic operation is in part possible due to the first regulator circuit 130 acting as a current load. Similarly, if the second regulator circuit 160 is a magnetic filter, then the regulation capability of the power converter 102 is only accomplished by the first regulator circuit 130 and adiabatic operation is in part possible due to the second regulator circuit 160 acting as a current source.
It should be understood that in practice, the devices are not ideal, for example, with the capacitors 112 not necessarily having identical capacitances, and with non-zero resistances in circuit paths and through the switches 114 in the charge pump 110. In some examples, the controller 120 controls the switches 114 according to the idealized analysis. In other examples, the effect of non-idealized characteristics are taken into account in determining the state durations, for example, by explicit circuit analysis (e.g., simulation) or adaptively by adjusting the relative state durations to achieve charge balance during state cycles based upon sensor signals on path 134. In some examples, the controller 120 is software configurable, for example, allowing specific state timing to be configured after the device is fabricated. In some examples, the controller 120 is fully or at least partially implemented in application-specific logic that is specified with the other circuit components of the device.
The charge pump 110 can be implemented using many different charge pump topologies such as Ladder, Dickson, Series-Parallel, Fibonacci, and Doubler. Similarly, suitable converters for the regulator circuits 130, 160 include Buck converters, Boost converters, Buck-Boost converters, non-inverting Buck-Boost converters, Cuk converters, SEPIC converters, resonant converters, multi-level converters, Flyback converters, Forward converters, and Full Bridge converters.
It is to be understood that the foregoing description is intended to illustrate and not to limit the scope of the invention, which is defined by the scope of the appended claims. Other embodiments are within the scope of the following claims.
Under 35 USC 120 this application is a continuation of U.S. application Ser. No. 16/506,252, filed Jul. 9, 2019, which is a continuation of U.S. application Ser. No. 16/185,273, filed on Nov. 9, 2018, now U.S. Pat. No. 10,348,195, issued on Jul. 9, 2019, which is a continuation of U.S. application Ser. No. 15/126,050, filed on Sep. 14, 2016, now U.S. Pat. No. 10,128,745, issued on Nov. 13, 2018, which is the national phase under 35 USC 371 of International Application No. PCT/US2015/019579, filed on Mar. 10, 2015, which claims the benefit of the Mar. 14, 2014 priority date of U.S. Provisional Application 61/953,270, the contents of which are herein incorporated by reference.
Number | Name | Date | Kind |
---|---|---|---|
4214174 | Dickson | Jul 1980 | A |
4812961 | Essaff | Mar 1989 | A |
5132606 | Herbert | Jul 1992 | A |
5301097 | Mcdaniel | Apr 1994 | A |
5737201 | Meynard | Apr 1998 | A |
5761058 | Kanda | Jun 1998 | A |
5801987 | Dinh | Sep 1998 | A |
5907484 | Kowshik | May 1999 | A |
5978283 | Hsu | Nov 1999 | A |
6107864 | Fukushima | Aug 2000 | A |
6476666 | Palusa | Nov 2002 | B1 |
6486728 | Kleveland | Nov 2002 | B2 |
6501325 | Meng | Dec 2002 | B1 |
6504422 | Rader | Jan 2003 | B1 |
6759766 | Hiratsuka | Jul 2004 | B2 |
6927441 | Pappalardo | Aug 2005 | B2 |
6980181 | Sudo | Dec 2005 | B2 |
7145382 | Ker | Dec 2006 | B2 |
7190210 | Azrai | Mar 2007 | B2 |
7224062 | Hsu | May 2007 | B2 |
7239194 | Azrai | Jul 2007 | B2 |
7250810 | Tsen | Jul 2007 | B1 |
7408330 | Zhao | Aug 2008 | B2 |
7511978 | Chen | Mar 2009 | B2 |
7595682 | Lin | Sep 2009 | B2 |
7724551 | Yanagida | May 2010 | B2 |
7777459 | Williams | Aug 2010 | B2 |
7782027 | Williams | Aug 2010 | B2 |
7786712 | Williams | Aug 2010 | B2 |
7807499 | Nishizawa | Oct 2010 | B2 |
7812579 | Williams | Oct 2010 | B2 |
7928705 | Hooijschuur | Apr 2011 | B2 |
7999601 | Schlueter | Aug 2011 | B2 |
8018216 | Kakehi | Sep 2011 | B2 |
8040174 | Likhterov | Oct 2011 | B2 |
8048766 | Joly | Nov 2011 | B2 |
8111054 | Yen | Feb 2012 | B2 |
8120934 | Pauritsch | Feb 2012 | B2 |
8159091 | Yeates | Apr 2012 | B2 |
8193604 | Lin | Jun 2012 | B2 |
8212541 | Perreault | Jul 2012 | B2 |
8339184 | Kok | Dec 2012 | B2 |
8350549 | Kitabatake | Jan 2013 | B2 |
8354828 | Huang | Jan 2013 | B2 |
8384467 | O'Keeffe | Feb 2013 | B1 |
8395914 | Klootwijk | Mar 2013 | B2 |
8456874 | Singer | Jun 2013 | B2 |
8503203 | Szczeszynski | Aug 2013 | B1 |
8643347 | Giuliano | Feb 2014 | B2 |
8723491 | Giuliano | May 2014 | B2 |
8803492 | Liu | Aug 2014 | B2 |
9559589 | Petersen | Jan 2017 | B2 |
10128745 | Low | Nov 2018 | B2 |
10348195 | Low | Jul 2019 | B2 |
10574140 | Low | Feb 2020 | B2 |
20020008567 | Henry | Jan 2002 | A1 |
20030169096 | Hsu | Sep 2003 | A1 |
20030227280 | Vinciarelli | Dec 2003 | A1 |
20040041620 | D'Angelo | Mar 2004 | A1 |
20050007184 | Kamijo | Jan 2005 | A1 |
20050207133 | Pavier | Sep 2005 | A1 |
20070210774 | Kimura | Sep 2007 | A1 |
20070230221 | Lim | Oct 2007 | A1 |
20080150621 | Lesso | Jun 2008 | A1 |
20080157732 | Williams | Jul 2008 | A1 |
20080157733 | Williams | Jul 2008 | A1 |
20080158915 | Williams | Jul 2008 | A1 |
20080239772 | Oraw | Oct 2008 | A1 |
20080284398 | Qiu | Nov 2008 | A1 |
20090059630 | Williams | Mar 2009 | A1 |
20090102439 | Williams | Apr 2009 | A1 |
20090174383 | Tsui | Jul 2009 | A1 |
20090257211 | Kontani | Oct 2009 | A1 |
20090278520 | Perreault | Nov 2009 | A1 |
20090322414 | Oraw | Dec 2009 | A1 |
20100110741 | Lin | May 2010 | A1 |
20100140736 | Lin | Jun 2010 | A1 |
20100202161 | Sims | Aug 2010 | A1 |
20100214746 | Lotfi | Aug 2010 | A1 |
20100244189 | Klootwijk | Sep 2010 | A1 |
20100244585 | Tan | Sep 2010 | A1 |
20110026275 | Huang | Feb 2011 | A1 |
20110163414 | Lin | Jul 2011 | A1 |
20110204858 | Kudo | Aug 2011 | A1 |
20110204959 | Sousa | Aug 2011 | A1 |
20120119718 | Song | May 2012 | A1 |
20120139515 | Li | Jun 2012 | A1 |
20120146177 | Choi | Jun 2012 | A1 |
20120153907 | Carobolante | Jun 2012 | A1 |
20120170334 | Menegoli | Jul 2012 | A1 |
20120313602 | Perreault | Dec 2012 | A1 |
20120326684 | Perreault | Dec 2012 | A1 |
20130049714 | Chiu | Feb 2013 | A1 |
20130069614 | Tso | Mar 2013 | A1 |
20130094157 | Giuliano | Apr 2013 | A1 |
20130154600 | Giuliano | Jun 2013 | A1 |
20130229841 | Giuliano | Sep 2013 | A1 |
20140070787 | Arno | Mar 2014 | A1 |
20140152388 | Lesso | Jun 2014 | A1 |
20140159681 | Oraw | Jun 2014 | A1 |
20140340158 | Thandri | Nov 2014 | A1 |
20160197552 | Giuliano | Jul 2016 | A1 |
20170085172 | Low | Mar 2017 | A1 |
20170244318 | Giuliano | Aug 2017 | A1 |
20190081561 | Low | Mar 2019 | A1 |
20200007033 | Low | Jan 2020 | A1 |
Number | Date | Country |
---|---|---|
106105001 | Nov 2016 | CN |
106105001 | Jul 2019 | CN |
112015001245 | Dec 2016 | DE |
0773622 | May 1997 | EP |
2538664 | Nov 2016 | GB |
10327573 | Dec 1998 | JP |
H10327573 | Dec 1998 | JP |
11235053 | Aug 1999 | JP |
H11235053 | Aug 1999 | JP |
2006067783 | Mar 2006 | JP |
2010045943 | Feb 2010 | JP |
20110061121 | Jun 2011 | KR |
20160132973 | Nov 2016 | KR |
201603463 | Jan 2016 | TW |
2006093600 | Sep 2006 | WO |
WO2006093600 | Sep 2006 | WO |
2009112900 | Sep 2009 | WO |
WO2009112900 | Sep 2009 | WO |
2012151466 | Nov 2012 | WO |
WO2012151466 | Nov 2012 | WO |
2013059446 | Apr 2013 | WO |
WO2013059446 | Apr 2013 | WO |
2013096416 | Jun 2013 | WO |
WO2013096416 | Jun 2013 | WO |
WO2015138378 | Sep 2015 | WO |
Entry |
---|
Abutbul et al. “Step-Up Switching-Mode Converter With High Voltage Gain Using a Switched-Capacitor Circuit” IEEE Transactions on Circuits and Systems I., vol. 50, pp. 1098-1102, Aug. 2003. |
Axelrod et al. “Single-switch single-stage switched-capacitor buck converter”, Proc. of NORPIE 2004, 4th Nordic Workshop on Power and Industrial Electronics, Jun. 2004. |
Cervera et al. “A High Efficiency Resonant Switched Capacitor Converter with Continuous Conversion Ratio,” Energy Conversion Congress and Exposition (ECCE), Sep. 2013, pp. 4969-4976. |
Han et al. “A New Approach to Reducing Output Ripple in Switched-Capacitor-Based Step-Down DC-DC Converters” IEEE Transactions on Power Electronics, vol. 21, No. 6, pp. 1548-1555 Nov. 2006. |
Lei et al. “Analysis of Switched-capacitor DC-DC Converters in Soft-charging Operation” 14th IEEE Workshop on Control and Modeling for Power Electronics, pp. 1-7, Jun. 23, 2013. |
Linear Technology data sheet for part LTC3402, “2A, 3MHz Micropower Synchronous Boost Converter,” 2000. |
Ma et al., “Design and Optimization of Dynamic Power System for Self-Powered Integrated Wireless Sensing Nodes” ACM ISLPED '05 conference (published at pp. 303-306 of the proceedings). |
Markowski, “Performance Limits of Switched-Capacitor DC-DC Converters”, IEEE PESC'95 Conference, 1995. |
Meynard et al. “Multi-Level Conversion: High Voltage Choppers and Voltage-Source Inverters,” IEEE Power Electronics Specialists Conference, pp. 397-403, 1992. |
Middlebrook, “Transformerless DC-to-DC Converters with Large Conversion Ratios” IEEE Transactions on Power Electronics, vol. 3, No. 4, pp. 484-488, Oct. 1988. |
Ng et al. “Switched Capacitor DC-DC Converter: Superior where the Buck Converter has Dominated” PhD Thesis, UC Berkeley, Aug. 17, 2011. |
Ottman et al, “Optimized Piezoelectric Energy Harvesting Circuit using Step-Down Converter in Discontinuous Conduction Mode,” IEEE Power Electronics Specialists Conference, pp. 1988-1994, 2002. |
Pilawa-Podgurski et al. “Merged Two-Stage Power Converter Architecture with Soft Charging Switched-Capacitor Energy Transfer” 39th IEEE Power Electronics Specialists Conference, 2008. |
Pilawa-Podgurski et al. “Merged Two-Stage Power Converter with Soft Charging Switched-Capacitor Stage in 180 nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 47, No. 7, pp. 1557-1567, Jul. 2012. |
Starzyk et al., “A DC-DC Charge Pump Design Based on Voltage Doublers,” IEEE Transactions on Circuits and Systems—I: Fundamental Theory and Applications, vol. 48, No. 3, Mar. 2001, pp. 350-359. |
Sun et al. “High Power Density, High Efficiency System Two-Stage Power Architecture for Laptop Computers”, Power Electronics Specialists Conference, pp. 1-7, Jun. 2006. |
Texas Instruments data sheet for part TPS54310, “3-V to 6-V input, 3-A output synchronous-buck PWM switcher with integrated FETs”, dated 2002-2005. |
Umeno et al. “A New Approach to Low Ripple-Noise Switching Converters on the Basis of Switched-Capacitor Converters” IEEE International Symposium on Circuits and Systems, vol. 2, pp. 1077-1080, Jun. 1991. |
Wood et al. “Design, Fabrication and Initial Results of a 2g Autonomous Glider” IEEE Industrial Electronics Society, pp. 1870-1877, Nov. 2005. |
Xu et al., “Voltage Divider and its Application in Two-stage Power Architecture,” IEEE Twenty-First Annual IEEE Applied Power Electronics Conference and Exposition, pp. 499-504, Mar. 2006. |
Linear Technology data sheet for part LTC3402, “2A, 3MHz Micropower Synchronoous Boost Converter,” 2000, 16 pages, Doc 2071. |
MA—“Design and Optimization on Dynamic Power System for Self-Powered Integrated Wireless Sensing Nodes” ACM ISLPED Aug. 2005, pp. 303-306, Doc 2072. |
Makowski—“Performance Limits of Switched-Capacitor DC-DC Converters,” IEEE PESC, Jun. 18-22, 1995, pp. 1215-1221, Doc 2073. |
Middlebrook—“Transformerless DC-to-DC Converters with Large Conversion Ratios,” IEEE Transactions on Power Electronics, vol. 3, Issue 4, pp. 484-488, Doc 2074. |
NG—“Switched Capacitor DC-DC Converter: Superior where the Buck Converter has Dominated,” PhD Thesis, UC Berkeley, Aug. 17, 2011, 141 pages, Doc 2075. |
Pilawa-Podgurski—“Merged Two-Stage Power Converter with Soft Charging Switched-Capacitor Stage in 180 nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 47, No. 7, pp. 1557-1567, Jul. 2012, Doc 2076. |
Texas Instruments data sheet for part TPS54310—“3-V to 6-V Input, 3-A Output Synchronous-Buck PWM Switcher With Integrated FETs,” Dec. 2001, 28 pages, Doc 2077. |
Wood—“Design, Fabrication and Initial Results of a 2g Autonomous Glider,” IEEE Industrial Electronics Society, pp. 1870-1877, Nov. 2005, Doc 2078. |
U.S. Appl. No. 15/126,050 / : Patent Application filed Sep. 14, 2016, 190 pages, Doc 2003. |
U.S. Appl. No. 15/126,050 / : Filing Receipt dated Dec. 15, 2016, 5 pages, Doc 2004. |
U.S. Appl. No. 15/126,050 / : Notice of Acceptance of Application dated Dec. 15, 2016, 2 pages, Doc 2005. |
U.S. Appl. No. 15/126,050 / : Notice of Publication dated Mar. 23, 2017, 1 page, Doc 2017. |
U.S. Appl. No. 15/126,050 / : Notification of Loss of Small Entity Status dated Oct. 4, 2017, 1 page, Doc 2018. |
U.S. Appl. No. 15/126,050 / : Change of Assignee filed Oct. 5, 2017, 17 pages, Doc 2010. |
U.S. Appl. No. 15/126,050 / : Corrected Filing Receipt dated Oct. 11, 2017, 4 pages, Doc 2006. |
U.S. Appl. No. 15/126,050 / : List of References Considered by Examiner Nov. 27, 2017, 6 page, Doc 2015. |
U.S. Appl. No. 15/126,050 / : Non-Final Office Action dated Oct. 24, 2018, 21 pages, Doc 2016. |
U.S. Appl. No. 15/126,050 / : Request for Corrected Filing Receipt filed Feb. 28, 2018, 12 pages, Doc 2020. |
U.S. Appl. No. 15/126,050 / : Response to Non-Final Office Action dated May 1, 2018, 15 pages, Doc 2007. |
U.S. Appl. No. 15/126,050 / : Notice of Allowance dated Jul. 18, 2018, 16 pages, Doc 2008. |
U.S. Appl. No. 15/126,050 / : Corrected Filing Receipt dated Jul. 27, 2018, 3 page, Doc 2011. |
U.S. Appl. No. 15/126,050 / : Corrected Filing Receipt dated Aug. 8, 2018, 3 pages, Doc 2012. |
U.S. Appl. No. 15/126,050 / : Issue Fee Payment filed Oct. 9, 2018, 6 pages, Doc 2013. |
U.S. Appl. No. 15/126,050 / : Issue Notification dated Oct. 24, 2018, 1 page, Doc 2014. |
U.S. Appl. No. 15/126,050 / : Power of Attorney and 3.73 filed Jan. 4, 2019, 5 pages, Doc 2019. |
U.S. Appl. No. 15/126,050 / : Notice of Acceptance of Power of Attorney dated Jan. 9, 2019, 1 page, Doc 2009. |
U.S. Appl. No. 15/126,050 / : Request for Corrected Filing Receipt dated Aug. 1, 2018, 21 pages, Doc 2020. |
U.S. Appl. No. 15/126,050 / : Issue Classification dated Oct. 12, 2020, 2 pages, Doc 2021. |
U.S. Appl. No. 16/185,273 / : Patent Application filed Nov. 9, 2018, 79 pages, Doc 2034. |
U.S. Appl. No. 16/185,273 / : Filing Receipt dated Dec. 4, 2018, 4 pages, Doc 2035. |
U.S. Appl. No. 16/185,273 / : Power of Attorney and 3.73 filed Jan. 4, 2019, 5 pages, Doc 2039. |
U.S. Appl. No. 16/185,273 / : Acceptance of Power of Attorney dated Jan. 9, 2019, 1 page, Doc 2036. |
U.S. Appl. No. 16/185,273 / : Notice of Allowance dated Feb. 26, 2019, 24 pages, Doc 2038. |
U.S. Appl. No. 16/185,273 / : Notice of Publication dated Mar. 14, 2019, 1 page, Doc 2037. |
U.S. Appl. No. 16/185,273 / : Issue Fee Payment filed May 24, 2019, 6 pages, Doc 2040. |
U.S. Appl. No. 16/185,273 / : Issue Notification dated Jun. 19, 2019, 1 page, Doc 2041. |
U.S. Appl. No. 16/506,252 / : Patent Application filed Jul. 9, 2019, 62 pages, Doc 2042. |
U.S. Appl. No. 16/506,252 / : Patent Application dated Jul. 25, 2019, 4 pages, Doc 2043. |
U.S. Appl. No. 16/506,252 / : Notice Regarding Power of Attorney dated Jul. 25, 2019, 1 page, Doc 2044. |
U.S. Appl. No. 16/506,252 / : Improper Submission of Authorization to Permit Access dated Jul. 25, 2019, 2 pages, Doc 2045. |
U.S. Appl. No. 16/506,252 / : Response to Notice to File Missing Parts filed Sep. 24, 2019, 26 pages, Doc 2046. |
U.S. Appl. No. 16/506,252 / : Updated Filing Receipt dated Sep. 26, 2019, 6 pages, Doc 2047. |
U.S. Appl. No. 16/506,252 / : Notice of Allowance dated Nov. 5, 2019, 25 pages, Doc 2049. |
U.S. Appl. No. 16/506,252 / : Notice of Publication dated Jan. 2, 2020, 1 page, Doc 2048. |
U.S. Appl. No. 16/506,252 / : Issue Fee Payment filed Jan. 15, 2020, 6 pages, Doc 2050. |
U.S. Appl. No. 16/506,252 / : Issue Notification dated Feb. 5, 2020, 1 page, Doc 2051. |
PCT/US2015/019579 / : Patent Application filed Mar. 10, 2015, 78 pages, Doc 2052. |
PCT/US2015/019579 / : Notification of Application Number and Filing Date dated Mar. 17, 2015, 1 page, Doc 2055. |
PCT/US2015/019579 / : Invitation to Correct Defects dated Mar. 17, 2015, 4 pages, Doc 2060. |
PCT/US2015/019579 / : Response Invitation to Correct Defects filed Mar. 30, 2015, 7 pages, Doc 2061. |
PCT/US2015/019579 / : International Search Report dated Jun. 19, 2015, 3 pages, Doc 2067. |
PCT/US2015/019579 / : Written Opinion dated Jun. 19, 2015, 8 pages, Doc 2068. |
PCT/US2015/019579 / : Amendment filed Aug. 18, 2015, 14 pages, Doc 2064. |
PCT/US2015/019579 / : Notification Concerning Amendment to the Claims dated Aug. 21, 2015, 1 page, Doc 2065. |
PCT/US2015/019579 / : Notice of Publication dated Sep. 17, 2015, 1 page, Doc 2054. |
PCT/US2015/019579 / : International Preliminary Report on Patentability dated Jun. 28, 2016, 20 pages, Doc 2066. |
PCT/US2015/019579 / : Request for Change under Rule 92bis filed Jul. 14, 2016, 2 pages, Doc 2062. |
PCT/US2015/019579 / : Notification of the Recording of a Change dated Aug. 8, 2016, 1 page, Doc 2063. |
CN201580014387.9 / : PCT Application Entry into Chinese National Phase dated Oct. 9, 2016, 39 pages, Doc 2079. |
CN201580014387.9 / : Notification of the First Office Action dated May 3, 2018, 17 pages, Doc 2081. |
CN201580014387.9 / : Notification of the Second Office Action dated Nov. 29, 2018, 8 pages, Doc 2082. |
CN201580014387.9 / : Notice of Granted Patent dated Mar. 29, 2019, 4 pages, Doc 2083. |
CN201580014387.9 / : Granted Patent Certificate dated Jul. 9, 2019, 4 pages, Doc 2084. |
CN201580014387.9 / : Notice of Passing Examination on Formality dated Aug. 27, 2019, 3 pages, Doc 2080. |
DE112015001245 / : DE Patent Application filed Sep. 20, 2016, 72 pages, Doc 2100. |
DE112015001245 / : Publication of DE Patent Application dated Dec. 15, 2016, 30 pages, Doc 2099. |
GB1615322.3 / : Electronic Filing Receipt dated Sep. 9, 2016, 1 page, Doc 2087. |
GB1615322.3 / : Notice of Publication dated Oct. 24, 2016, 2 pages, Doc 2088. |
GB1615322.3 / : Examination Report dated Sep. 11, 2020, 3 pages, Doc 2090. |
GB2103320.4 / : Patent Application filed Mar. 10, 2021, 44 pages, Doc 2091. |
GB2103320.4 / : Official Communication under Section 15(9) dated Apr. 23, 2021, 3 pages, Doc 2092. |
GB2103320.4 / : Response to Official Communication under Section 15(9) dated Jul. 26, 2021, 3 pages, Doc 8104. |
KR1020167028477 / : English Translation of KR Application filed Oct. 13, 2016, 3 pages, Doc 8106. |
KR1020167028477 / : English Translation of Filing Receipt dated Oct. 13, 2016, 3 pages, Doc 2093. |
KR1020167028477 / : Notice of Allowance dated Jul. 26, 2021, 6 pages, Doc 8105. |
TW104108092 / : English Translation of TW Application filed Mar. 13, 2015 , 40 pages, Doc 2098. |
TW104108092 / : Publication of application dated Jan. 16, 2016, 49 pages, Doc 2097. |
Number | Date | Country | |
---|---|---|---|
20200228002 A1 | Jul 2020 | US |
Number | Date | Country | |
---|---|---|---|
61953270 | Mar 2014 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 16506252 | Jul 2019 | US |
Child | 16744606 | US | |
Parent | 16185273 | Nov 2018 | US |
Child | 16506252 | US | |
Parent | 15126050 | US | |
Child | 16185273 | US |