Allen, Arnold O.; “Probability, Statistics, and Queueing Theory with Computer Sicence Applications”; 2ndEdition, CH 7; pp. 450, 458-459. |
Chappell, Terry I. et al.; “A 2nd Cycle, 4ns Access 512 kb CMOS ECL Sram”; IEEE International Solid State Circuits Conference 1991; pp. 50-51. |
Donnelly, Kevin S. et al.; “A 660 MB§Interface Megacell Portable Circuit in 0.3 μm-0.7 μm CMOS ASIC”; IEEE Journal of Solid State Cirucuits; vol. 31, No. 12, December 1996, pp. 1995-2003. |
Pilo, Harold et al.; “A 300 MHz 3.3V 1 Mb SRAM Fabricated in a 0.5 μm CMOS Process”; IEEE International Solid State Circuits Conference 1996; pp. 148-149. |
Schumacher, Hans-Jürgen et al.; “CMOS Subnanosecond True-ECL Output Buffer”; IEEE Journal of Solid-State Cirucuits; vol. 25, No. 1, February 1990 pp. 150-154. |
Sidiropoulos, Stefanos et al.; “A 700-Mb/s/pin CMOS Signaling Interface Using Current Integrating Receivers”; IEEE Journal of Solid-State Circuits; vol. 32, No. 5, May 1997; pp. 681-690. |
Yang, Tsen-Shau et al.; “A 4-ns 4Kx1-bit Two-Port BiCMOS SRAM”; IEEE Journal of D-State Circuits; vol. 23, No. 5, October 1998; pp. 1030-1040. |