The instant disclosure relates generally to methods, apparatus, or implementations concerning or relating to drive circuitry and auxiliary power generation for dimmer compatible lamps.
Alternative lighting devices to replace incandescent light bulbs differ from incandescent light bulbs in the manner that energy is converted to light. Incandescent light bulbs include a metal filament. When electricity is applied to the metal filament, the metal filament heats and glows, radiating light into the surrounding area. The metal filament of conventional incandescent light bulbs generally has no specific power requirements. That is, any voltage and any current may be applied to the metal filament, because the metal filament is a passive device. Although the voltage and current need to be sufficient to heat the metal filament to a glowing state, any other characteristics of the delivered energy to the metal filament do not affect operation of the incandescent light bulb. Thus, conventional line voltages in most residences and commercial buildings are sufficient for operation of the incandescent bulb.
However, alternative lighting devices, such as compact fluorescent light (CFL) bulbs and light emitting diode (LED)-based bulbs contain active elements that interact with the energy supply to the light bulb. These alternative devices are desirable for their reduced energy consumption, but the alternative devices have specific requirements for the energy delivered to the bulb. For example, compact fluorescent light (CFL) bulbs often have an electronic ballast designed to convert energy from a line voltage to a very high frequency for application to a gas contained in the CFL bulb, which excites the gas and causes the gas to glow. In another example, light emitting diode (LEDs)-based bulbs include a power stage designed to convert energy from a line voltage to a low voltage for application to a set of semiconductor devices, which excites electrons in the semiconductor devices and causes the semiconductor devices to glow. Thus, to operate either a CFL bulb or LED-based bulb, the line voltage must be converted to an appropriate input level for the lighting device of a CFL bulb or LED-based bulb. Conventionally, a power stage is placed between the lighting device and the line voltage to provide this conversion. Although a necessary component, this power stage increases the cost of the alternate lighting device relative to an incandescent bulb.
One conventional power stage configuration is the buck-boost power stage.
The conventional power stage configuration of
Shortcomings mentioned here are only representative and are included simply to highlight that a need exists for improved drive and auxiliary power generation circuitry, particularly for LED lighting devices. Embodiments described here address certain shortcomings but not necessarily each and every one described here or known in the art.
A bipolar junction transistor (BJT) may be used as a switch for controlling a power stage or other component of a lighting device, such as a light-emitting diode (LED)-based light bulb. Bipolar junction transistors (BJTs) may be suitable for high voltage applications, such as for use in the power stage and coupled to a line voltage. Further, bipolar junction transistors (BJTs) are lower cost devices than conventional high voltage field effect transistors (HV FETs). Thus, implementations of LED-based light bulbs having bipolar junction transistor (BJT) switches may be lower cost than power stage implementations having field effect transistor (FET) switches.
However, the use of low-cost BJT devices with limited capabilities compared to higher-cost field effect transistors (FETs) may create difficulties in implementation of circuits, such as lighting device power stages, with BJTs. For example, BJTs are current-controlled rather than voltage-controlled devices. Thus, a base current may need to be supplied to a BJT in the power stage. The base current applied to the base of the BJT determines, in part, the current that flows through the collector and emitter of the BJT. Thus, a supply of current for the base of the BJT may be needed, and control over that base current supply may also be needed to implement a BJT in devices with power stages. In embodiments described below, a base current for the BJT may be generated from an emitter output of the BJT. In some embodiments, the base current for the BJT may be controlled through adjusting the timing of control signals.
In some embodiments, a BJT may be used to generate a power supply voltage for a controller in the LED-based light bulb. Although controllers for LED-based light bulbs are described as one possible load for a power supply voltage, other circuits and/or controllers may be operated from the power supply voltage generated by the BJT. Further, these BJT configurations may be used in devices other than LED-based light bulbs.
When the BJT is used to generate a power supply voltage for a controller, a feedback loop may be configured for the BJT such that the power supply voltage is supplied back to the BJT to drive operation of the BJT. For example, a BJT may be configured to provide a power supply voltage at an emitter of the BJT and a base drive circuit may be coupled between the emitter and a base of the BJT to provide a feedback path from the power supply voltage to the base of the BJT.
In certain embodiments, a device may be used in a dimmer compatibility circuit to reduce power dissipation in an integrated circuit (IC) of the dimmer compatibility circuit. For example, a BJT may be used to create a power supply for the IC using a control voltage. The BJT may be used to create the supply voltage while also driving the BJT from the supply voltage. Based on the gain of the BJT, the BJT draws current to create a larger amount of current.
In one method of operation, the base of the BJT may be first charged. Then, the base may be disconnected from the supply voltage, and the emitter may be connected to the control voltage, causing a collector current of the BJT to flow through the emitter and out to the control voltage. The period of time may be faster than the time needed for the BJT to change its mode. This may allow the BJT to be used as a charge pump to create a feedback loop where the BJT operates from the supply voltage and generates the supply voltage.
According to one embodiment, an apparatus that includes a bipolar junction transistor (BJT) may be configured to provide power to a controller. The transistor may include a collector coupled to a high voltage source, an emitter configured to drive current to generate a supply voltage at a supply voltage node; and a base. A base drive circuit may be coupled to the base and configured to receive the supply voltage and drive current to the base to generate a voltage at the base higher than the supply voltage. According to another embodiment, the base drive circuit may also include a charge pump.
The charge pump may include a capacitor coupled between the emitter and a ground and an inverter. The inverter may include a first input coupled to the emitter, a second input coupled to the ground, an output coupled to the base, and a control signal input coupled to receive an input select signal. The input select signal may include a square wave at a frequency selected to generate a desired average direct current (DC) voltage at the output of the inverter.
According to another embodiment, the base drive circuit may include a first switch coupled to the emitter and a ground and configured to receive a first control signal for coupling the emitter to the ground. The base drive circuit may further include a second switch coupled to the base and the supply voltage node and configured to receive a first control signal for coupling the base to the supply voltage node and a third switch coupled between the emitter and the supply voltage node and configured to receive a second control signal for coupling the emitter to the supply voltage node.
The controller may be configured to generate the first control signal and the second control signal such that during a first time period current is driven into the base from the supply voltage node and such that during a second time period current is driven from the collector through the emitter to the supply voltage node. The controller may further generate the first control signal and the second control signal with a switching rate between the first time period and the second time period that is greater than a turn-off time of the bipolar junction transistor (BJT).
According to another embodiment, the base drive circuit may further include a first switch coupled to the emitter and to a ground, and a resistor coupled to the base and to the supply voltage node. The controller may be configured to operate the first switch to disconnect the emitter and the ground to increase a voltage at the supply voltage node.
The apparatus may further include an inductor coupled between the collector and the high voltage source. The base drive circuit may further include a second switch coupled to the emitter and coupled to the supply voltage node, a third switch coupled to the base and to the ground; and a fourth switch coupled to the base and to the supply voltage node. The controller may be configured to operate the first switch, the second switch, the third switch, and the fourth switch to regulate the supply voltage.
According to another embodiment, the base drive circuit may further comprise a first switch coupled to the emitter of the bipolar junction transistor (BJT), wherein the first switch is configured to control a reverse recovery phase of the bipolar junction transistor (BJT) to direct current to the supply voltage node during a first time period and direct current to a load during a second time period.
According to another embodiment, the apparatus may further include a switch coupled to the base of the bipolar junction transistor (BJT) and a resistive digital-to-analog converter (DAC) coupled to the switch. The controller may be configured to adjust the resistive digital-to-analog converter (DAC) to control a duration of a reverse recovery time of the bipolar junction transistor (BJT).
According to another embodiment, the apparatus may further include a second bipolar junction transistor (BJT) comprising a second base; a second emitter coupled to the emitter of the bipolar junction transistor (BJT), a second collector coupled to the high voltage source, and a second base drive circuit coupled to the second base of the second bipolar junction transistor (BJT) and coupled to the supply voltage node. The bipolar junction transistor (BJT) may be configured to drive current to the power supply node during a start-up phase of the controller, and drive current to the power supply node after the start-up phase of the controller.
The controller may include a lighting controller configured to operate a plurality of light emitting diodes (LEDs), wherein the high voltage source is a line voltage source. The lighting controller and the bipolar junction transistor (BJT) may be integrated into an integrated circuit (IC). The apparatus may further include one or more charge switches coupled to a base of the bipolar junction transistor (BJT), the one or more charge switches configured to control current flow to the base; one or more disable switches coupled to the base, the switches configured to stop current flow to the base, and one or more delivery switches coupled to the emitter, the switches configured to deliver the control voltage to the controller.
According to another embodiment, a method may further include receiving, at a collector of a bipolar junction transistor (BJT), a high voltage from a high voltage source; driving, from an emitter of the bipolar junction transistor (BJT), current to a supply voltage node from the high voltage source to generate a supply voltage; and generating, in a base drive circuit, a base drive current for driving a base of the bipolar junction transistor (BJT) to a voltage higher than the supply voltage.
The method may further include charging a junction capacitance of the transistor by closing a transistor charge switch coupled to a base-emitter junction of the transistor at a first time; delivering current from the emitter to the charge voltage by opening the transistor charge and closing a delivery switch at a second time; repeating the charging and delivering at a frequency greater than a turn-off time of the transistor. The base drive circuit may include a charge pump.
The charge pump may include a capacitor coupled between the emitter and a ground, and an inverter. The inverter may include a first input coupled to the emitter, a second input coupled to the ground, an output coupled to the base, and a control signal input coupled to receive an input select signal. The input select signal may include a square wave at a frequency selected to generate a desired average direct current (DC) voltage at the output of the inverter.
The method may further include receiving, at a first switch of the base drive circuit coupled to the emitter and a ground, a first control signal for coupling the emitter to the ground; receiving, at a second switch of the base drive circuit coupled to the base and the supply voltage node, a first control signal for coupling the base to the supply voltage node; and receiving, at a third switch of the base drive circuit coupled between the emitter and the supply voltage node, a second control signal for coupling the emitter to the supply voltage node, and generating, by the controller, the first control signal and the second control signal such that during a first time period current is driven into the base from the supply voltage node and such that during a second time period current is driven from the collector through the emitter to the supply voltage node.
The method may further include generating, by the controller, the first control signal and the second control signal with a switching rate between the first time period and the second time period that is greater than a turn-off time of the bipolar junction transistor (BJT).
The method may further include operating, by the controller, a first switch coupled to the emitter and to a ground; and disconnecting the emitter and the ground to increase a voltage at the supply voltage node, wherein the base drive circuit comprises a resistor coupled to the base and to the supply voltage node. An inductor may be coupled between the collector and the high voltage source.
The method may further include operating, by the controller, the first switch, a second switch coupled to the emitter and coupled to the supply voltage node, a third switch coupled to the base and to the ground, and a fourth switch coupled to the base and to the supply voltage node; and regulating the supply voltage.
The method may further include controlling, by a base drive circuit comprising a first switch coupled to the emitter of the bipolar junction transistor (BJT), a reverse recovery phase of the bipolar junction transistor (BJT); directing current to the supply voltage node during a first time period; and directing current to a load during a second time period.
The method may further include adjusting, by the controller, a resistive digital-to-analog converter (DAC) coupled to a switch coupled to the base of the bipolar junction transistor (BJT); and controlling a duration of a reverse recovery time of the bipolar junction transistor (BJT).
The method may further include driving current, by the bipolar junction transistor (BJT), to the power supply node during a start-up phase of the controller, and driving current, by a second bipolar junction transistor (BJT), to the power supply node after the start-up phase of the controller. The second bipolar junction transistor (BJT) may include a second base; a second emitter coupled to the emitter of the bipolar junction transistor (BJT); a second collector coupled to the high voltage source; and a second base drive circuit coupled to the second base of the second bipolar junction transistor (BJT) and coupled to the supply voltage node.
The method may further include controlling current flow to a base of the bipolar junction transistor (BJT) by operating one or more charge switches coupled to the base; stopping current flow to the base by operating one or more disable switches coupled to the base; and delivering the control voltage to the controller by operating one or more delivery switches coupled to the emitter.
According to another embodiment, a system may include one or more light emitting diodes (LEDs); a line voltage input node configured to receive a high voltage; a controller coupled to the light emitting diodes (LEDs) and configured regulate energy transfer from the line voltage input node to the one or more light emitting diodes (LEDs). The system may further include a bipolar junction transistor (BJT) configured to provide power to the controller. The transistor may include a collector coupled to the line voltage input node, an emitter configured to drive current to generate a supply voltage at a supply voltage node, and a base. A base drive circuit may be coupled to the base and configured to receive the supply voltage and drive current to the base to generate a voltage at the base higher than the supply voltage.
The system may further include one or more charge switches coupled to a base of the bipolar junction transistor (BJT), the one or more charge switches configured to control current flow to the base. The system may further include one or more disable switches coupled to the base, the switches configured to stop current flow to the base. The system may further include one or more delivery switches coupled to the emitter, the switches configured to deliver the control voltage to the controller.
According to another embodiment, an apparatus may include an integrated circuit (IC) configured to couple to a bipolar junction transistor (BJT) through a single pin coupled to an emitter of the bipolar junction transistor (BJT). The integrated circuit (IC) may include a switch coupled to the emitter of the bipolar junction transistor (BJT), and a controller coupled to the switch and configured to control delivery of power to a load by operating the switch.
The foregoing has outlined rather broadly certain features and technical advantages of embodiments of the present invention in order that the detailed description that follows may be better understood. Additional features and advantages will be described hereinafter that form the subject of the claims of the invention. It should be appreciated by those having ordinary skill in the art that the conception and specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures for carrying out the same or similar purposes. It should also be realized by those having ordinary skill in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims. Additional features will be better understood from the following description when considered in connection with the accompanying figures. It is to be expressly understood, however, that each of the figures is provided for the purpose of illustration and description only and is not intended to limit the present invention.
For a more complete understanding of the disclosed system and methods, reference is now made to the following descriptions taken in conjunction with the accompanying drawings.
There may be a voltage drop VBE between the emitter node of the BJT 210 and the base node of the BJT 210. For example, when the desired VDD voltage is 5 Volts, the voltage drop VBE causes the voltage at the base of the BJT 210 to be 5.6 Volts. Electric current will generally not flow from a lower voltage node to a higher voltage node. Thus, the base drive circuit 212 may increase the supply voltage VDD before application to the base node of the BJT 210. For example, the base drive circuit 212 may increase the 5 Volt output to 6 Volts for application to the base node, which allows current to be driven to the base node of the BJT 210 from the output node 204 at the emitter of the BJT 210. The BJT 210 may have an associated gain β that is a ratio of IC/IB. When the gain β is larger than one, an increase in base current IB results in a larger increase in collector-emitter current ICE. Thus, driving an increased base current to the base node of the BJT 210 results in a net current gain.
Also coupled to the emitter node of the BJT 210 may be a switch 206 for controlling operation of the BJT 210. For example, the switch 206 may be turned on to charge a capacitor 214 coupled to the output node 204. When the switch 206 is turned off, the supply voltage VDD at the output node 204 may be held relatively constant by charge on the capacitor 214. Toggling of the switch 206 may control operation of the BJT 210 creating an emitter-controlled BJT.
In one embodiment, the base drive circuit 212 may be a charge pump. A charge pump circuit receives an input voltage and generates a higher output voltage from the input voltage. The charge pump may be configured as the base drive circuit 212 coupled between the emitter node and the base node of the BJT 210 for generating a higher voltage at the base node from the supply voltage VDD at the emitter node.
The inverter 320 receives power from supply voltage VDD through the feedback path 216 and switches the supply voltage VDD on and off of the capacitor 318 based on the input signal 302. The input signal 302 may be, for example, a square wave signal with a frequency higher than the switching frequency of the BJT 210. In one embodiment the frequency of signal 302 may be approximately 1-20 Megahertz. The inverter 320 charges the capacitor 318, which discharges into the base node of the BJT 210 through the diode 312 and the resistor 316. When the frequency of the signal 302 is higher than the switching frequency of the BJT 210, the BJT 210 operates based on the average direct current (DC) voltage of the output of the capacitor 318. Further, the current to the base node of the BJT 210 may be adjusted by varying the frequency of the signal 302. For example, a controller powered from the supply voltage VDD may vary the frequency of signal 302 to adjust operation of the BJT 210 and vary the supply voltage VDD at output node 204. For example, if the output of the BJT 210 is insufficient to maintain a minimum supply voltage VDD for proper operation of a controller (not shown), the controller may increase a frequency of the signal 302.
A resistor 330, which may be used to start the circuit 200, may be coupled between the BJT 210 and the input node 202. The resistor 330 may also be used to sense voltage at the input node 202. The diode 312 may also be used to startup the base drive circuit 212. Alternate configurations of the circuit 200 may replace diodes 312 and 314 with other semiconductor devices, such as low-voltage field effect transistor (FET) switches.
In some embodiments, the capacitor 318 may be incorporated into an integrated circuit (IC) with other components. When integrated, the capacitor 318 may be implemented with a metal-oxide-semiconductor (MOS) FET transistor and switched at a high frequency (e.g., 20 MHz) to allow use of a physically small capacitor. In some embodiments, the charge pump circuit 212 may be used in a TRIAC compatibility circuit to provide either a glue current or a TRIAC attach current.
In a TRIAC-based dimmer during a period (referred to as “TOFF”) of a phase-cut input voltage half line cycle from the time the half line cycle reaches a zero crossing until reaching a leading edge of a phase-cut input voltage, the dimmer does not conduct and, thus, phase cuts the supply voltage prior to conducting. During the non-conduction period TOFF, to properly recharge timing circuitry of the dimmer, the dimmer current has a glue value and is sometimes referred to in this non-conduction phase as a glue current. The glue value varies by dimmer, for example, from 10 mA to 300 mA. When the output voltage of the dimmer (referred to as phase-cut voltage VO,DIM) reaches a firing voltage VF level, the dimmer fires (i.e. begins conducting) and conducts a dimmer current having a firing value and is sometimes referred to at this event as a firing current. A typical firing value is 5 mA-50 mA. In at least one embodiment, the firing value equals an attach current value and is, for example, 50 mA. An attach state begins at the leading edge LE(n) and occurs during an initial charge transfer period from the leading edge LE(n).
In another embodiment of an auxiliary power supply generation circuit, the BJT 210 may be configured to operate as a charge pump using an intrinsic capacitance of the BJT 210.
Switches 416 and 418 may be coupled at the emitter node of the BJT 210, similar to emitter switch 206 of
The operation of the circuit 400 is shown in graphs in
The circuit 400 utilizes an intrinsic capacitance at the base node of the BJT 210 and operates the intrinsic capacitance as a charge pump for operating the BJT 210. In this configuration, the BJT 210 provides double-duty as a charge pump and a generator of the supply voltage VDD. The switching frequency from T1 to T2 and back to T1 by signals VPLS,1 and VPLS,2 may be at a frequency faster than the response period of the BJT 210. Thus, the BJT 210 may remain switched on during the T1 and T2 time periods. Further, with sufficiently high switching frequency, a collector current from the BJT 210 may be relatively constant and more charge may be delivered to supply voltage VDD during time period T2 than was consumed in a base current during time period T1. A net current generation may be obtained when time period T1 is less than time period T2.
In one configuration of the circuit 400, a switch 414 may couple the base node of the BJT 210 to a ground. The switch 414 may disable operation of the circuit 400 by coupling the base of the BJT 210 to turn off the BJT 210. The switch 414 may be controlled by a disable signal received at input node 406. This functionality may be useful when using the circuit 400 for glue and release functions in LED lighting dimming applications. Additional details regarding functions in LED lighting dimming applications are described in U.S. Pat. No. 8,610,364 to John L. Melanson and entitled “Coordinated dimmer compatibility functions” and in U.S. Patent Application Publication No. 2012/0049752 to Eric J. King and John L. Melanson and entitled “Multi-mode Dimmer Interfacing Including Attach State Control,” which are hereby incorporated by reference in their entirety.
In some embodiments, switches 412, 414, 416, and/or 418 may be integrated into a controller IC powered from the generated supply voltage VDD. The switches 412, 414, 416, and/or 418 may be FETs, BJTs, or diodes. In some embodiments, the rate, duty cycle of operation, and the forward base current may all be chosen to operate at a desired collector current and auxiliary current flowing from the output node 204. As with the circuit 300 of
An auxiliary power supply generation circuit may be configured to share an input voltage with a load other than the controller operating from supply voltage VDD. In the case of a LED-based light bulb, the other load may be light emitting diodes (LEDs). Further, efficiency of power conversion from the line voltage to the supply voltage VDD may be improved by use of an inductor with the BJT 210. The embodiments described above with reference to
To generate the output voltage, VOUT, a winding of the inductor 520 may be coupled to a diode 522 and capacitor 524. Output node 502 coupled to the capacitor 524 may be coupled to a lighting load for operation from the input voltage 202.
To generate the supply voltage, VDD, a winding of the inductor 520 may couple input voltage VIN to the collector node of the BJT 210. The BJT 210 passes current from the input node 202 through the collector node and the emitter node of BJT 210 to the capacitor 214 through diode 534. The base drive circuit 212 for maintaining operation of the BJT 210 may include a first current path including the resistor 512 and the diode 514 and a second current path including the resistor 516. Each of the current paths may begin at input node 204 of supply voltage VDD and end at the base node of the BJT 210. Selection of which current path is active may be controlled based in part through a switch 532 at the emitter node of the BJT 210.
The operation of the BJT 210 may be controlled through the switch 532 coupled between the emitter node of the BJT 210 and ground. The switch 532 operates similarly to the switch 206 of
At time 562, a VPLS control signal 552 is high and the switch 532 is closed. The VPLS signal 552 remains high for duration T1 during which the BJT 210 is on, and current passes through the collector node and the emitter node of the BJT 210 from the input node 202 to ground. During time period T1, the collector current IC increases linearly as shown in line 556.
While the switch 532 is closed, current in the base drive circuit 212 flows through the second current path of resistor 516 to charge the base of the BJT 210. A positive base current IB is shown in line 554.
At time 564, the VPLS control signal 552 switches to low and the switch 532 opens. After the switch 532 opens, the BJT 210 may continue to conduct for a short duration, such as several microseconds, during which base charge discharges from the BJT 210 through the first current path of the base drive circuit 212 including the resistor 512 and the diode 514. For the duration T2, during which the BJT 210 continues to conduct, the collector current IC is passed through the diode 534 to the capacitor 214 to generate the supply voltage VDD. This current is shown as Iaux in line 558 as the current through the diode 534.
Through the process of time periods T1 and T2, the circuit 500 may be a net generator of power for the supply voltage VDD while the inductor 520 provides power to a load at VOUT, such as LEDs in a light bulb. The BJT 210 may generate the supply voltage VDD by consuming a limited amount of power from the input node 202 through the inductor 520. The circuit 500 may be efficient and provide, for example, nearly one-to-one ratio in power consumed by the circuit 500 and power generated by the circuit 500. In one embodiment, the circuit 500 may be configured to generate a 5 Volts, 10 mA (50 mW) output and consume approximately 50 mW from the input node 202.
Additional control of a circuit with the BJT 210 and the inductor 520 may be gained through implementation of additional switches.
The switches 612, 614, 616, and/or 618 may allow timing of the reverse base current to be controlled and the level of forward base current and the level of the reverse base current to be controlled. This may allow for a controller generating the VPLS,1-VPLS,4 signals to regulate the supply voltage VDD. In one embodiment, the controller may regulate the supply voltage VDD to minimize lost charge and efficiency by generating only a supply current needed for the controller and/or other loads powered from node 204.
One mode of operation of the circuit 600 is shown in
At time 674, the signals 652 and 654 are switched low to open the switches 612 and 618. The VPLS,3 signal 656 is switched to high to close the switch 616 and current flows through the BJT 210 from the input node 202 through the collector node and the emitter node of BJT 210 to the output node 204 to charge the capacitor 214. The current from the emitter node of the BJT 210 to the output node 204 is shown as auxiliary current iaux in line 660 and generates supply voltage VDD. During a second time period T2, when the signal 656 is high, auxiliary current iaux linearly increases by following the current ramp rate of the collector current IC of line 650 from time period T1. During T2, the BJT 210 is acting as a storage element for charge on its base node and this stored charge maintains operation of the BJT 210.
At time 676, the signal 656 switches to a low signal to open the switch 616, which terminates output of the auxiliary current iaux and terminates charging of the capacitor 214. The VPLS,2 signal 658 is switched to a high signal for duration T3 to close the switch 614 to drive a negative base current from the BJT 210. The conditions for time 672 may then be returned to after duration T3. The cycle of T1, T2, and T3 may be repeated to operate the circuit 600 and generate supply voltage VDD.
The VPLS,1-VPLS,4 signals may be generated by a controller operating from the supply voltage VDD. The controller may adjust the timings T1, T2, and T3 by manipulating the VPLS,1-VPLS,4 signals to obtain a desired supply voltage VDD. In particular, the time period T2 may be increased in duration to provide a higher supply voltage VDD or decreased in duration to provide a lower supply voltage VDD. In one embodiment, a controller IC powered from the supply voltage VDD may operate at between 4-6 Volts. Thus, the time period T2 may be increased when VDD nears 4V, and the time period T2 may be decreased when VDD nears 6V.
Bipolar junction transistors (BJTs) configured as described above may be used in a dimmer interface circuit for a LED light bulb. BJTs are a lower cost component than many other semiconductor devices and thus may result in a lower cost LED light bulb. Further, in certain configurations, the BJT may be shared for both switch mode supply and for glue operation in a LED light bulb. Although light bulb applications are described below, the BJT configurations described above may be used in any circuit for generating a supply voltage VDD.
The circuit 700 may be configured to run in two modes of operation. In a first mode, the emitter node of BJT 714 may be connected to supply voltage VDD and the base node of the BJT 714 may be driven by base drive circuit 724. The base node of the BJT 714 may also be driven by base drive circuit 722 that drives the BJT 712, such as when components are shared between the charge pumps 722 and 724. In a second mode of operation, the emitter node of BJT 714 may be coupled to ground, and the base node of the BJT 714 may be driven by supply voltage VDD. In this mode, a high current capacitor may be used. In both modes, the current in the BJT 714 may be measured by the current into a pin (not shown).
A Zener diode 734 may be coupled between the collector node of BJT 714 and ground. In one embodiment, the Zener diode 734 may have an 80 V threshold, and BJT 714 may have a 100 V breakdown threshold. The configuration of BJT 714 with the Zener diode 734 may provide a higher current gain at the BJT 714, on the order of 50-100 Amps/Amps. Switching output circuitry built around a BJT 716, such as BJTs 712 and 714 and circuitry coupled around the BJTs 712 and 714, may allow for low power supply current drain. Depending on the choice of drive current, much of the base charge may be recovered.
The circuit 700 may operate to provide a glue phase in a LED-based light bulb. When the BJT 712 is off, a current through resistor 742 may be measured to determine an input voltage (VIN). When input voltage VIN is sensed to rise above a threshold level, the BJT 712 may be activated by the charge pump 722. This charge pump activation may drop the input voltage VIN and return charge to the supply voltage VDD. The charge provided by charge pump 722 may be modulated, providing regulation of the input voltage V. The charge can alternatively be controlled in a hysteretic mode. One charge threshold may be on the order of 10 V to assist in avoiding a significant increase in the power dissipation of the BJT 712. When not in use, the glue circuitry (e.g., circuitry associated with BJT 712 including the BJT 712) may be disabled by closing disable switch 744.
The circuit 700 may also operate to provide a full line-energy harvesting mode in a LED-based light bulb. Charge pump 724 associated with BJT 714 may be activated when a line voltage is below 20 V and when supply voltage VDD is determined to be insufficient, such as too low to operate control IC 732. Activation of the charge pump 724 may then allow sufficient energy for IC controller operation. Charge pump 724 may also be enabled when a trailing edge (TE) is sensed or calculated.
The circuit 700 may also operate in an attach phase of an LED-based light bulb. Circuitry associated with the BJT 714, including the base drive circuit 724, may be enabled to draw current from a dimmer only when the input voltage at a lamp is greater in magnitude than the input voltage (VIN) to the dimmer. Wasted power may thus be minimized. For a high attach current, the emitter of the BJT 714 may be pulled to ground, and the base of the BJT 714 may be driven by supply voltage VDD. The drive may be from a current source to ground to tightly control the current. Alternatively, the base current may be controlled if the BJT 714 has limited current gain. Additional current may be drawn by the BJT 712, which may be used to provide attach current directly to the base drive of the BJT 714.
After an attach phase, it may be desirable to charge capacitor 746 to a higher voltage. This charging may be accomplished by emitter to ground switching of the BJT 714 or emitter to supply voltage VDD switching of the BJT 714 with charge pump 722 or 724. The mode may be chosen to regulate and/or optimize the supply voltage VDD. Optional Zener diode 734 may limit the voltage on the BJT 714 during the charging phase of capacitor 746 and an attach phase, allowing for a lower voltage for the BJT 714.
In open phase of capacitor 746, the BJT 714 may be turned off and line power may directly drive a DC-DC output stage 1n the empty phase of capacitor 746, such as when the capacitor 746 is discharging, the line voltage may be below a voltage on capacitor 746. In this phase, Zener diode 734 may conduct in a forward direction and capacitor 746 may power a DC-DC converter stage. The voltage on capacitor 746 is thereby reduced to a value appropriate for a next attach phase.
Power factor and efficiency may be improved by splitting capacitor 746 into separate capacitors.
In the circuit 800 with two capacitors 802 and 804, current for each capacitor may be individually controlled through a pair of transistors (not shown) corresponding to the capacitors 802 and 804.
More generically, the BJT configurations described above may be used in any glue circuitry of an LED-based light bulb.
The power stage 1004 may be, for example, a switch-mode power stage, and provide regulated power to light emitting diodes (LEDs) 1006. The glue path 1002 may be configured to maintain a low-impedance path during appropriate portions of a line cycle. Power stage 1004 may be configured according to one of a buck, boost, flyback, or buck-boost converter topology. The output of power stage 1004 may be an approximately constant current when LEDs 1006 are used. In other embodiments, switch-mode power supply 1004 may be configured to drive a gas discharge lamp system. The brightness of the lamp, such as LED lamp 1006 or a gas discharge lamp, may generally be varied in conformity with an observed input phase-cut of a dimmer signal.
Referring back to
C1*fsw*dv,
where C1 is the capacitance of capacitor 1112, fsw is the switching frequency for the BJT 210, and dv is a difference between a voltage of capacitor 1112 at the end of the charge phase and a voltage of capacitor 1112 at the end of the dump phase. When no base current is desirable, switch 1110 may be closed to disable the charge pump circuit 1100, and the other switches 1102, 1104, 1106, and 1108 may be left in a stable, non-dissipative condition. For example, switches 1102 and 1108 may be open and switches 1104 and 1106 may be closed.
Another base drive circuit is shown in
As described above, a supply voltage VDD may be generated from the emitter of a bipolar junction transistor (BJT). Charge for the supply voltage VDD may also be generated from a reverse recovery time (RRT) of the BJT to harvest energy and charge a capacitor for the supply voltage VDD. One circuit for harvesting charge during reverse recovery is shown in
A circuit 1300 includes a BJT 1310. An input voltage VIN, such as a line voltage, may be applied at input node 1302 and passed to a collector node of the BJT 1310 through inductor 1320. A control circuit 1312 may be coupled to the BJT 1310 through a base node and an emitter node of the BJT 1310. The BJT 1310 may be emitter-controlled through switch 1314. Reverse recovery of charge from a base node of the BJT 1310 may be passed through the control circuit 1312 to output node 1304 to charge capacitor 1350 to generate a supply voltage VDD.
During a start-up time for the circuit 1300, resistor 1322 may provide charge to the output node 1304 to generate supply voltage VDD. After start-up, the BJT 1310 is emitter-controlled to control power delivery to LEDs 1306. The BJT 1310 may be controlled through the switch 1314, which may be a low-voltage field-effect transistor (LV FET) operated from a control signal VPLS. During an on phase of the BJT 1310, base current is applied from the control circuit 1312 to the base node of the BJT 1310. The current may be sufficiently high enough to position the operation point of the BJT 1310 on a boundary of saturation and triode operation.
The on phase is illustrated as time period T1 in
where IB is current at base of BJT 1310, IC is current at collector of BJT 1310, and β is a gain of BJT 1310, the BJT 1310 may enter into the linear region of operation. This may increase current loss in the BJT 1310. If the base current from iaux is more than a minimum required base current
the BJT 1310 may enter into a saturation region of operation. In this operating condition, the current loss in the BJT 1310 may be reduced as compared to the linear region of operation. However, the power dissipation in the BJT 1310 may be higher because the base current may be higher. Thus, the operating point of the BJT 1310 may be selected to be slightly into the saturation region, such that there may be a balance between switching losses of the BJT 1310 and base current dissipation during the on phase.
Referring back to
At time 1416, a time period T3 begins during which the BJT 1310 turns off resulting in a zero collector current IC 1404 and a zero auxiliary current iaux 1406. During time period T3, power is delivered from the input node 1302 to LEDs 1306 through the inductor 1320.
The effects of varying the resistor 1330 are illustrated in the graph of
Operation of circuit 1300 of
where Vi is input voltage VIN, L is an inductance value of inductor 1320, and VO is output voltage VOUT.
During the on phase (time period T1), the inductor current IC may increase linearly when the BJT 1310 and switch 1314 are on. During reverse recovery (time period T2), the voltage across the inductor 1320 may become Vi−VDD. During an energy delivery to the load, the voltage across the inductor 1320 may become Vi−VO. For calculating reverse recovery current, several assumptions may be made, including:
Considering the above assumptions, the power output, Pout, of the inductor 1320 and an average current, IO,AvG, to the output node 1304 may be calculated as shown below:
where T is a time period summed from T1, T2, and T3, and IPeak is a peak current value through the inductor 1320. Based on the assumptions and current through inductor 1320, IPeak may be calculated as:
where Vi is the input voltage VIN, and L is an inductor value of the inductor 1320. From the above equations a peak current, IPeak, may also be represented as:
The average reverse recovery current to output node 1304, IVDD,RR, may then be calculated as:
To harvest energy during reverse recovery for charging the supply voltage VDD, a minimum T2 period may be necessary as defined by the following criteria:
The circuit 1300 of
The circuit 1600 of
The comparator 1706 may provide detection of when the BJT 1310 turns off. During a first time period, the base node of the BJT 1310 may be charged from current source 1342 when the switch 1340 is closed and the switch 1704 is open. During a reverse recovery period, such as time period T2, the switch 1704 may be closed and the switch 1340 opened to allow reverse current from the base node of the BJT 1310 to pass through the resistor 1330 to ground. The comparator 1706 compares a voltage across the resistor 1330 with a reference voltage, which may be close to the ground level. The voltage across the resistor 1330 will decrease to near ground as the base of the BJT 1310 is nearing complete discharge and the BJT 1310 is nearing turn off. The comparator 1706 may detect this condition and provide an output at node 1712.
A controller IC may receive the output of node 1712 and control the VPLS,T1 and VPLS,T2 signals and adjust the resistor 1330 to obtain a desired output voltage VDD. The resistor 1330 may be increased to increase the duration of T2 but at a decrease of initial inductor peak current, Ip, such that the final inductor peak current, Ipf, remains the same.
A complete system illustrating operation of a LED-based light bulb having the functionality described above, including dimmer compatibility, is shown in
If implemented in firmware and/or software, the functions described above may be stored as one or more instructions or code on a computer-readable medium. Examples include non-transitory computer-readable media encoded with a data structure and computer-readable media encoded with a computer program. Computer-readable media includes physical computer storage media. A storage medium may be any available medium that can be accessed by a computer. By way of example, and not limitation, such computer-readable media can comprise RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other medium that can be used to store desired program code in the form of instructions or data structures and that can be accessed by a computer. Disk and disc includes compact discs (CD), laser discs, optical discs, digital versatile discs (DVD), floppy disks and Blu-ray discs. Generally, disks reproduce data magnetically, and discs reproduce data optically. Combinations of the above should also be included within the scope of computer-readable media.
In addition to storage on computer readable medium, instructions and/or data may be provided as signals on transmission media included in a communication apparatus. For example, a communication apparatus may include a transceiver having signals indicative of instructions and data. The instructions and data are configured to cause one or more processors to implement the functions outlined in the claims.
Although the present disclosure and certain representative advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the disclosure as defined by the appended claims. For example, although signals generated by a controller are described throughout as “high” or “low,” the signals may be inverted such that “low” signals turn on a switch and “high” signals turn off a switch. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the present disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.
This application claims priority to U.S. Provisional Application No. 61/824,725, entitled “Embedded Auxiliary Chip-Supply Path Using the BJT Switch Reverse Recovery Time in the Power Converter Stages,” filed May 17, 2013; U.S. Provisional Application No. 61/825,266, entitled “Charge Pump-Based Drive Circuitry for Dimmer-Compatible Lamp,” filed May 20, 2013; and U.S. Provisional Application No. 61/825,275 entitled “Bipolar Transistor Dimmer Compatibility Circuit,” filed May 20, 2013, the entire contents of which are specifically incorporated by reference herein without disclaimer. This application is related to U.S. Non-provisional patent application Ser. No. 14/280,474, entitled “Single Pin Control of Bipolar Junction Transistor (BJT)-based Power Stage,” filed May 16, 2014, the entire contents of which are specifically incorporated by reference herein without disclaimer.
| Number | Name | Date | Kind |
|---|---|---|---|
| 3660751 | Bullinga | May 1972 | A |
| 3790878 | Brokaw | Feb 1974 | A |
| 4322785 | Walker | Mar 1982 | A |
| 4339671 | Park et al. | Jul 1982 | A |
| 4342956 | Archer | Aug 1982 | A |
| 4399500 | Clarke et al. | Aug 1983 | A |
| 4410810 | Christen | Oct 1983 | A |
| 4493017 | Kammiller et al. | Jan 1985 | A |
| 4585986 | Dyer | Apr 1986 | A |
| 4629971 | Kirk | Dec 1986 | A |
| 4675547 | Eichenwald | Jun 1987 | A |
| 4677366 | Wilkinson et al. | Jun 1987 | A |
| 4683529 | Bucher, II | Jul 1987 | A |
| 4737658 | Kronmuller et al. | Apr 1988 | A |
| 4739462 | Farnsworth et al. | Apr 1988 | A |
| 4937728 | Leonardi | Jun 1990 | A |
| 4940929 | Williams | Jul 1990 | A |
| 4970635 | Shekhawat et al. | Nov 1990 | A |
| 4977366 | Powell | Dec 1990 | A |
| 5001620 | Smith | Mar 1991 | A |
| 5003454 | Bruning | Mar 1991 | A |
| 5055746 | Hu et al. | Oct 1991 | A |
| 5109185 | Ball | Apr 1992 | A |
| 5173643 | Sullivan et al. | Dec 1992 | A |
| 5264780 | Bruer et al. | Nov 1993 | A |
| 5278490 | Smedley | Jan 1994 | A |
| 5383109 | Maksimovic et al. | Jan 1995 | A |
| 5424665 | Sueri et al. | Jun 1995 | A |
| 5424932 | Inou et al. | Jun 1995 | A |
| 5430635 | Liu | Jul 1995 | A |
| 5479333 | McCambridge et al. | Dec 1995 | A |
| 5481178 | Wilcox et al. | Jan 1996 | A |
| 5486781 | Im | Jan 1996 | A |
| 5565761 | Hwang | Oct 1996 | A |
| 5638265 | Gabor | Jun 1997 | A |
| 5691890 | Hyde | Nov 1997 | A |
| 5747977 | Hwang | May 1998 | A |
| 5757635 | Seong | May 1998 | A |
| 5764039 | Choi et al. | Jun 1998 | A |
| 5783909 | Hochstein | Jul 1998 | A |
| 5798635 | Hwang et al. | Aug 1998 | A |
| 5808453 | Lee et al. | Sep 1998 | A |
| 5874725 | Yamaguchi | Feb 1999 | A |
| 5960207 | Brown | Sep 1999 | A |
| 5994885 | Wilcox et al. | Nov 1999 | A |
| 6043633 | Lev et al. | Mar 2000 | A |
| 6084450 | Smith et al. | Jul 2000 | A |
| 6091233 | Hwang et al. | Jul 2000 | A |
| 6160724 | Hemena et al. | Dec 2000 | A |
| 6229292 | Redl et al. | May 2001 | B1 |
| 6259614 | Ribarich et al. | Jul 2001 | B1 |
| 6300723 | Wang et al. | Oct 2001 | B1 |
| 6304066 | Wilcox et al. | Oct 2001 | B1 |
| 6304473 | Telefus et al. | Oct 2001 | B1 |
| 6343026 | Perry | Jan 2002 | B1 |
| 6356040 | Preis et al. | Mar 2002 | B1 |
| 6445600 | Ben-Yaakov | Sep 2002 | B2 |
| 6469484 | L'Hermite et al. | Oct 2002 | B2 |
| 6510995 | Muthu et al. | Jan 2003 | B2 |
| 6531854 | Hwang | Mar 2003 | B2 |
| 6580258 | Wilcox et al. | Jun 2003 | B2 |
| 6583550 | Iwasa et al. | Jun 2003 | B2 |
| 6628106 | Batarseh et al. | Sep 2003 | B1 |
| 6657417 | Hwang | Dec 2003 | B1 |
| 6661182 | Sridharan | Dec 2003 | B2 |
| 6696803 | Tao et al. | Feb 2004 | B2 |
| 6724174 | Esteves et al. | Apr 2004 | B1 |
| 6758199 | Masters et al. | Jul 2004 | B2 |
| 6768655 | Yang et al. | Jul 2004 | B1 |
| 6781351 | Mednik et al. | Aug 2004 | B2 |
| 6839247 | Yang et al. | Jan 2005 | B1 |
| 6882552 | Telefus et al. | Apr 2005 | B2 |
| 6894471 | Corva et al. | May 2005 | B2 |
| 6933706 | Shih | Aug 2005 | B2 |
| 6940733 | Schie et al. | Sep 2005 | B2 |
| 6944034 | Shteynberg et al. | Sep 2005 | B1 |
| 6956750 | Eason et al. | Oct 2005 | B1 |
| 6975523 | Kim et al. | Dec 2005 | B2 |
| 6980446 | Simada et al. | Dec 2005 | B2 |
| 7042161 | Konopka | May 2006 | B1 |
| 7072191 | Nakao et al. | Jul 2006 | B2 |
| 7099163 | Ying | Aug 2006 | B1 |
| 7161816 | Shteynberg et al. | Jan 2007 | B2 |
| 7221130 | Ribeiro et al. | May 2007 | B2 |
| 7224206 | Pappalardo et al. | May 2007 | B2 |
| 7233135 | Noma et al. | Jun 2007 | B2 |
| 7266001 | Notohamiprodjo et al. | Sep 2007 | B1 |
| 7292013 | Chen et al. | Nov 2007 | B1 |
| 7295452 | Liu | Nov 2007 | B1 |
| 7411379 | Chu et al. | Aug 2008 | B2 |
| 7414371 | Choi et al. | Aug 2008 | B1 |
| 7439810 | Manicone et al. | Oct 2008 | B2 |
| 7449841 | Ball | Nov 2008 | B2 |
| 7554473 | Melanson | Jun 2009 | B2 |
| 7567091 | Farnworth et al. | Jul 2009 | B2 |
| 7606532 | Wuidart | Oct 2009 | B2 |
| 7667986 | Artusi et al. | Feb 2010 | B2 |
| 7684223 | Wei | Mar 2010 | B2 |
| 7719246 | Melanson | May 2010 | B2 |
| 7719248 | Melanson | May 2010 | B1 |
| 7746043 | Melanson | Jun 2010 | B2 |
| 7804480 | Jeon et al. | Sep 2010 | B2 |
| 7834553 | Hunt et al. | Nov 2010 | B2 |
| 7859488 | Kimura | Dec 2010 | B2 |
| 7872883 | Elbanhawy | Jan 2011 | B1 |
| 7894216 | Melanson | Feb 2011 | B2 |
| 8008898 | Melanson et al. | Aug 2011 | B2 |
| 8169806 | Sims et al. | May 2012 | B2 |
| 8193717 | Leiderman | Jun 2012 | B2 |
| 8222772 | Vinciarelli | Jul 2012 | B1 |
| 8242764 | Shimizu et al. | Aug 2012 | B2 |
| 8248145 | Melanson | Aug 2012 | B2 |
| 8369109 | Niedermeier et al. | Feb 2013 | B2 |
| 8441220 | Imura | May 2013 | B2 |
| 8536799 | Grisamore et al. | Sep 2013 | B1 |
| 8610364 | Melanson et al. | Dec 2013 | B2 |
| 20020082056 | Mandai et al. | Jun 2002 | A1 |
| 20020171467 | Worley et al. | Nov 2002 | A1 |
| 20030090252 | Hazucha | May 2003 | A1 |
| 20030111969 | Konishi et al. | Jun 2003 | A1 |
| 20030160576 | Suzuki | Aug 2003 | A1 |
| 20030174520 | Bimbaud | Sep 2003 | A1 |
| 20030214821 | Giannopoulos et al. | Nov 2003 | A1 |
| 20030223255 | Ben-Yaakov et al. | Dec 2003 | A1 |
| 20040046683 | Mitamura et al. | Mar 2004 | A1 |
| 20040196672 | Amei | Oct 2004 | A1 |
| 20050057237 | Clavel | Mar 2005 | A1 |
| 20050207190 | Gritter | Sep 2005 | A1 |
| 20050231183 | Li et al. | Oct 2005 | A1 |
| 20050270813 | Zhang et al. | Dec 2005 | A1 |
| 20050275354 | Hausman et al. | Dec 2005 | A1 |
| 20060013026 | Frank et al. | Jan 2006 | A1 |
| 20060022648 | Ben-Yaakov et al. | Feb 2006 | A1 |
| 20060214603 | Oh et al. | Sep 2006 | A1 |
| 20070103949 | Tsuruya | May 2007 | A1 |
| 20070120506 | Grant | May 2007 | A1 |
| 20070182347 | Shteynberg et al. | Aug 2007 | A1 |
| 20080018261 | Kastner | Jan 2008 | A1 |
| 20080043504 | Ye et al. | Feb 2008 | A1 |
| 20080062584 | Freitag et al. | Mar 2008 | A1 |
| 20080062586 | Apfel | Mar 2008 | A1 |
| 20080117656 | Clarkin | May 2008 | A1 |
| 20080130336 | Taguchi | Jun 2008 | A1 |
| 20080175029 | Jung et al. | Jul 2008 | A1 |
| 20080259655 | Wei et al. | Oct 2008 | A1 |
| 20080278132 | Kesterson et al. | Nov 2008 | A1 |
| 20080310194 | Huang et al. | Dec 2008 | A1 |
| 20090040796 | Lalithambika et al. | Feb 2009 | A1 |
| 20090059632 | Li et al. | Mar 2009 | A1 |
| 20090067204 | Ye et al. | Mar 2009 | A1 |
| 20090108677 | Walter et al. | Apr 2009 | A1 |
| 20090184665 | Ferro | Jul 2009 | A1 |
| 20090295300 | King | Dec 2009 | A1 |
| 20100110682 | Jung et al. | May 2010 | A1 |
| 20100128501 | Huang et al. | May 2010 | A1 |
| 20100202165 | Zheng et al. | Aug 2010 | A1 |
| 20100238689 | Fei et al. | Sep 2010 | A1 |
| 20100244793 | Caldwell | Sep 2010 | A1 |
| 20110110132 | Rausch et al. | May 2011 | A1 |
| 20110199793 | Kuang et al. | Aug 2011 | A1 |
| 20110276938 | Perry et al. | Nov 2011 | A1 |
| 20110291583 | Shen | Dec 2011 | A1 |
| 20110298442 | Waltisperger et al. | Dec 2011 | A1 |
| 20110309760 | Beland et al. | Dec 2011 | A1 |
| 20120062131 | Choi et al. | Mar 2012 | A1 |
| 20120146540 | Khayat et al. | Jun 2012 | A1 |
| 20120158188 | Madala | Jun 2012 | A1 |
| 20120161857 | Sakaguchi | Jun 2012 | A1 |
| 20120182003 | Flaibani et al. | Jul 2012 | A1 |
| 20120187997 | Liao et al. | Jul 2012 | A1 |
| 20120248998 | Yoshinaga | Oct 2012 | A1 |
| 20120286843 | Kurokawa | Nov 2012 | A1 |
| 20120313598 | Arp | Dec 2012 | A1 |
| 20120320640 | Baurle et al. | Dec 2012 | A1 |
| 20130088902 | Dunipace | Apr 2013 | A1 |
| 20130107595 | Gautier et al. | May 2013 | A1 |
| 20130181635 | Ling | Jul 2013 | A1 |
| 20130293135 | Hu et al. | Nov 2013 | A1 |
| 20140218978 | Heuken et al. | Aug 2014 | A1 |
| Number | Date | Country |
|---|---|---|
| 0536535 | Apr 1993 | EP |
| 0636889 | Feb 1995 | EP |
| 1213823 | Jun 2002 | EP |
| 1289107 | Mar 2003 | EP |
| 1962263 | Aug 2008 | EP |
| 2232949 | Sep 2010 | EP |
| 2257127 | Dec 2010 | EP |
| 2008053181 | Mar 2008 | JP |
| 0184697 | Nov 2001 | WO |
| 2004051834 | Jun 2004 | WO |
| 2006013557 | Feb 2006 | WO |
| 2006022107 | Mar 2006 | WO |
| 2007016373 | Feb 2007 | WO |
| 2008004008 | Jan 2008 | WO |
| 2008152838 | Dec 2008 | WO |
| 2010011971 | Jan 2010 | WO |
| 2010065598 | Jun 2010 | WO |
| 2011008635 | Jan 2011 | WO |
| Entry |
|---|
| International Search Report and Written Opinion mailed Sep. 18, 2014, during examination of PCT/US2014/038490, cited references previously disclosed on Sep. 29, 2014. |
| International Search Report and Written Opinion mailed Sep. 16, 2014, during examination of PCT/US2014/038507, cited references previously disclosed on Sep. 29, 2014. |
| Severns, A New Improved and Simplified Proportional Base Drive Circuit, Proceedings of PowerCon 6, May 1979. |
| Ivanovic, Zelimir, “A low consumption proportional base drive circuit design for switching transistors”, Proceedings of The Fifth International PCI '82 Conference: Sep. 28-30, 1982, Geneva, Switzerland. |
| Bell, David, “Designing optimal base drive for high voltage switching transistors”, Proceeding of PowerCon7, 1980. |
| Marcelo Godoy Simões, “Power Bipolar Transistors”, Chapter 5, Academic Press 2001, pp. 63-74. |
| Varga, L.D. and Losic, N.A., “Design of a high-performance floating power BJT driver with proportional base drive,” Industry Applications Society Annual Meeting, 1989., Conference Record of the Oct. 1-5, 1989, IEEE, vol. I, pp. I186, 1189. |
| Skanadore, W.R., “Toward an understanding and optimal utilization of third-generation bipolar switching transistors”, 1982 IEEE. |
| IC datasheet STR-S6707 through STR-S6709 by Sanken, copyright 1994, Allegro MicroSystems, Inc. |
| Avant et al., “Analysis of magnetic proportional drive circuits for bipolar junction transistors” PESC 1985, pp. 375-381. |
| Maksimovic, et al, Impact of Digital Control in Power Electronics, International Symposium on Power Semiconductor Devices and ICS, 2004, pp. 2-22, Boulder, Colorado, USA. |
| Fairchild Semiconductor, Ballast Control IC, FAN 7711, Rev. 1.0.3, 2007, pp. 1-23, San Jose, California, USA. |
| Yao, Gang et al, Soft Switching Circuit for Interleaved Boost Converters, IEEE Transactions on Power Electronics, vol. 22, No. 1, Jan. 2007, pp. 1-8, Hangzhou China. |
| Stmicroelectronics, Transition Mode PFC Controller, Datasheet L6562, Rev. 8, Nov. 2005, pp. 1-16, Geneva, Switzerland. |
| Zhang, Wanfeng et al, A New Duty Cycle Control Strategy for Power Factor Correction and FPGA Implementation, IEEE Transactions on Power Electronics, vol. 21, No. 6, Nov. 2006, pp. 1-10, Kingston, Ontario, Canada. |
| Stmicroelectronics, Power Factor Connector L6561, Rev 16, Jun. 2004, pp. 1-13, Geneva, Switzerland. |
| Texas Instruments, Avoiding Audible Noise at Light Loads When Using Leading Edge Triggered PFC Converters, Application Report SLUA309A, Mar. 2004-Revised Sep. 2004, pp. 1-4, Dallas, Texas, USA. |
| Texas Instruments, Startup Current Transient of the Leading Edge Triggered PFC Controllers, Application Report SLUA321, Jul. 2004, pp. 1-4, Dallas, Texas, USA. |
| Texas Instruments, Current Sense Transformer Evaluation UCC3817, Application Report SLUA308, Feb. 2004, pp. 1-3, Dallas, Texas, USA. |
| Texas Instruments, BiCMOS Power Factor Preregulator Evaluation Board UCC3817, User's Guide, SLUU077C, Sep. 2000-Revised Nov. 2002, pp. 1-10, Dallas, Texas, USA. |
| Texas Instruments, Interleaving Continuous Conduction Mode PFC Controller, UCC28070, SLUS794C, Nov. 2007—Revised Jun. 2009, pp. 1-45, Dallas, Texas, USA. |
| Texas Instruments, 350-W Two-Phase Interleaved PFC Pre-regulator Design Review, Application Report SLUA369B, Feb. 2005—Revised Mar. 2007, pp. 1-22, Dallas, Texas, USA. |
| Texas Instruments, Average Current Mode Controlled Power Factor Correction Converter using TMS320LF2407A, Application Report SPRA902A, Jul. 2005, pp. 1-15, Dallas, Texas, USA. |
| Texas Instruments, Transition Mode PFC Controller, UCC28050, UCC28051, UCC38050, UCC38051, Application Note SLUS515D, Sep. 2002—Revised Jul. 2005, pp. 1-28, Dallas, Texas, USA. |
| Unitrode, High Power-Factor Preregulator, UC1852, UC2852, UC3852, Feb. 5, 2007, pp. 1-8, Merrimack, Maine, USA. |
| Unitrode, Optimizing Performance in UC3854 Power Factor Correction Applications, Design Note ON 39E, 1999, pp. 1-6, Merrimack, Maine, USA. |
| ON Semiconductor Four Key Steps to Design a Continuous Conduction Mode PFC Stage Using the NCP1653, Application Note AND8184/D, Nov. 2004, pp. 1-8, Phoenix, AZ, USA. |
| Unitrode, BiCMOS Power Factor Preregulator, Texas Instruments, UCC2817, UCC2818, UCC3817, UCC3818, SLUS3951, Feb. 2000—Revised Feb. 2006, pp. 1-25, Dallas, Texas, USA. |
| Unitrode, UC3854AIB and UC3855A!B Provide Power Limiting with Sinusoidal Input Current for PFC Front Ends, SLUA196A, Design Note DN-66, Jun. 1995—Revised Nov. 2001, pp. 1-6, Merrimack, Maine, USA. |
| Unitrode, Programmable Output Power Factor Preregulator, UCC2819, UCC3819, SLUS482B, Apr. 2001—Revised Dec. 2004, pp. 1-16, Merrimack, Maine, USA. |
| Texas Instruments, UCC281019, 8-Pin Continuous Conduction Mode (CCM) PFC Controller, SLU828B, Revised Apr. 2009, pp. 1-48, Dallas, Texas, USA. |
| http://toolbarpdf.com/docs/functions-and-features-of=inverters.html, Jan. 20, 2011, pp. 1-8. |
| Zhou, Jinghai, et al, Novel Sampling Algorithm for DSP Controlled 2kW PFC Converter, IEEE Transactions on Power Electronics, vol. 16, No. 2, Mar. 2001, pp. 1-6, Hangzhou, China. |
| Mammano, Bob, Current Sensing Solutions for Power Supply Designers, Texas Instruments, 2001, pp. 1-36, Dallas, Texas, USA. |
| Fairchild Semiconductor, Ballast Control IC FAN7532, Rev. 1.0.3, Jun. 2006, pp. 1-16, San Jose, California, USA. |
| Fairchild Semiconductor, Simple Ballast Controller, FAN7544, Rev. 1.0.0, Sep. 21, 2004, pp. 1-14, San Jose, California, USA. |
| Texas Instruments, High Performance Power Factor Preregulator, UC2855A/B and UC3855A/B, SLUS328B, Jun. 1998, Revised Oct. 2005, pp. 1-14, Dallas, TX, USA. |
| Balogh, Laszlo, et al, Power-Factor Correction with Interleaved Boost Converters in Continuous-Inductr-Current Mode, 1993, IEEE, pp. 168-174, Switzerland. |
| Cheng, Hung L., et al, A Novel Single-Stage High-Power-Factor Electronic Ballast with Symmetrical Topology, Power Electronics and Motion Control Conference, 2006. IPEMC 2006. CES/IEEE 5th International, Aug. 14-16, 2006, vol. 50, No. 4, Aug. 2003, pp. 759-766, Nat. Ilan Univ., Taiwan. |
| Fairchild Semiconductor. Theory and Application of the ML4821 Average Current Mode PFC Controllerr, Fairchild Semiconductor Application Note 42030. Rev. 1.0, Oct. 25, 2000, pp. 1-19, San Jose, California, USA. |
| Garcia, 0., et al, High Efficiency PFC Converter to Meet EN610000302 and A14, Industrial Electronics, 2002. ISIE 2002. Proceedings of the 2002 IEEE International Symposium, vol. 3, pp. 975-980, Div. de Ingenieria Electronica, Univ. Politecnica de Madrid, Spain. |
| Infineon Technologies AG, Standalone Power Factor Correction (PFC) Controller in Continuous Conduction Mode (CCM), Infineon Power Management and Supply, CCM-PFC, ICE2PCS01, ICE2PCS01 G, Version 2.1, Feb. 6, 2007, p. 1-22, Munchen, Germany. |
| Lu, et al, Bridgeless PFC Implementation Using One Cycle Control Technique, International Rectifier, 2005, pp. 1-6, Blacksburg, VA, USA. |
| Brown, et al, PFC Converter Design with IR1150 One Cycle Control IC, International Rectifier, Application Note AN-1 077, pp. 1-18, El Segundo CA, USA. |
| International Rectifer, PFC One Cycle Control PFC IC, International Rectifier, Data Sheet No. PD60230 rev. C, IR1150(S)(PbF), IR11501(S)(PbF), Feb. 5, 2007, pp. 1-16, El Segundo, CA, USA. |
| International Rectifier, IRAC1150=300W Demo Board, User's Guide, Rev 3.0, International Rectifier Computing and Communications SBU- AC-DC Application Group, pp. 1-18, Aug. 2, 2005, El Segundo, CO USA. |
| Lai, Z., et al, A Family of Power-Factor-Correction Controller, Applied Power Electronics Conference and Exposition, 1997. APEC '97 Conference Proceedings 1997., Twelfth Annual, vol. 1, pp. 66-73, Feb. 23-27, 1997, Irvine, CA. |
| Supertex, Inc., HV9931 Unity Power Factor Led Lamp Driver, Supertex, Inc., Application Note AN-H52, 2007, pp. 1-20, Sunnyvale, CA, USA. |
| Ben-Yaakov, et al, The Dynamics of a PWM Boost Converter with Resistive Input, IEEE Transactions on Industrial Electronics, vol. 46., No. 3, Jun. 1999, pp. 1-8, Negev, Beer-Sheva, Israel. |
| Erickson, Robert W., et al, Fundamentals of Power Electronics, Second Edition, Chapter 6, 2001, pp. 131-184, Boulder CO, USA. |
| Stmicroelectronics, CFL/TL Ballast Driver Preheat and Dimming L6574, Sep. 2003, pp. 1-10, Geneva, Switzerland. |
| Fairchild Semiconductor, 500W Power-Factor-Corrected (PFC) Converter Design with FAN4810, Application Note 6004, Rev. 1.0.1, Oct. 31, 2003, pp. 1-14, San Jose, CA, USA. |
| Fairfield Semiconductor, Power Factor Correction (PFC) Basics, Application Note 42047, Rev. 0.9.0, Aug. 19, 2004, pp. 1-11, San Jose, CA, USA. |
| Fairchild Semiconductor, Design of Power Factor Correction Circuit Using FAN7527B, Application Note AN4121, Rev. 1.0.1, May 30, 2002, pp. 1-12, San Jose, CA, USA. |
| Fairchild Semiconductor, Low Start-Up Current PFC/PWM Controller Combos FAN4800, Rev. 1.0.6, Nov. 2006, pp. 1-20, San Jose, CA, USA. |
| Prodic, Aleksander, Compensator Design and Stability Assessment for Fast Voltage Loops of Power Factor Correction Rectifiers, IEEE Transactions on Power Electronics, vol. 22, Issue 5, Sep. 2007, pp. 1719-1730, Toronto, Canada. |
| Fairchild Semiconductor, Z Average Current PFC Controller FAN 4822, Rev. 1.0.1, Aug. 10, 2001, pp. 1-10, San Jose, CA, USA. |
| Prodic, et al, Dead-Zone Digital Controller for Improved Dynamic Response of Power Factor Preregulators, Applied Power Electronics Conference and Exposition, 2003, vol. 1, pp. 382-388, Boulder CA, USA. |
| Philips Semiconductors, 90W Resonant SMPS with TEA 1610 Swing Chip, Application Note AN99011, Sep. 14, 1999, pp. 1-28, The Netherlands. |
| Fairchild Semiconductor, Power Factor Correction Controller FAN7527B, Aug. 16, 2003, pp. 1-12, San Jose, CA, USA. |
| ON Semiconductor, Power Factor Controller for Compact and Robust, Continuous Conduction Mode Pre-Converters, NCP1654, Mar. 2007, Rev. PO, pp. 1-10, Denver, CO, USA. |
| Fairchild Semicondctor, Simple Ballast Controller, KA7541, Rev. 1.0.3, Sep. 27, 2001, pp. 1-14, San Jose, CA, USA. |
| Fairchild Semiconductor, Power Factor Controller, ML4812, Rev. 1.0.4, May 31, 2001, pp. 1-18, San Jose, CA, USA. |
| Prodic, et al, Digital Controller for High-Frequency Rectifiers with Power Factor Correction Suitable for ON-Chip Implementation, Power Conversion Conference-Nagoya, 2007. PCC '07, Apr. 2-5, 2007, pp. 1527-1531, Toronto, Canada. |
| Freescale Semiconductor, Dimmable Light Ballast with Power Factor Correction, Designer Reference Manual, DRM067, Rev. 1, Dec. 2005, M68HC08 Microcontrollers, pp. 1-72, Chandler, AZ, USA. |
| Freescale Semiconductor, Design of Indirect Power Factor Correction Using 56F800/E, Freescale Semiconductor Application Note, AN1965, Rev. 1, Jul. 2005, pp. 1-20, Chandler, AZ, USA. |
| Freescale Semiconductor, Implementing PFC Average Current Mode Control using the MC9S12E128, Application Note AN3052, Addendum to Reference Design Manual DRM064, Rev. 0, Nov. 2005, pp. 1-8, Chandler, AZ, USA. |
| Hirota, et al, Analysis of Single Switch Delta-Sigma Modulated Pulse Space Modulation PFC Converter Effectively Using Switching Power Device, Power Electronics Specialists Conference, 2002. pesc 02. 2002 IEEE 33rd Annual, vol. 2, pp. 682-686, Hyogo Japan. |
| Madigan, et al, Integrated High-Quality Rectifier-Regulators, Industrial Electronics, IEEE Transactions, vol. 46, Issue 4, pp. 749-758, Aug. 1999, Cary, NC, USA. |
| Renesas, Renesas Technology Releases Industry's First Critical-Conduction-Mode Power Factor Correction Control IC Implementing Interleaved Operations, R2A20112, pp. 1-4, Dec. 18, 2006, Tokyo, Japan. |
| Renesas, PFC Control IC R2A20111 Evaluation Board, Application Note R2A20111 EVB, all pages, Feb. 2007, Rev. 1.0, pp. 1-39, Tokyo, Japan. |
| Miwa, et al, High Efficiency Power Factor Correction Using Interleaving Techniques, Applied Power Electronics Conference and Exposition, 1992. APEC '92. Conference Proceedings 1992., Seventh Annual, Feb. 23-27, 1992, pp. 557-568, MIT, Cambridge, MA, USA. |
| Noon, Jim, High Performance Power Factor Preregulator UC3855A!B, Texas Instruments Application Report, SLUA146A, May 1996—Revised Apr. 2004, pp. 1-35, Dallas TX, USA. |
| NXP Semiconductors, TEA1750, GreenChip III SMPS Control IC Product Data Sheet, Rev.01, Apr. 6, 2007, pp. 1-29, Eindhoven, The Netherlands. |
| Turchi, Joel, Power Factor Correction Stages Operating in Critical Conduction Mode, ON Semiconductor, Application Note AND8123/D, Sep. 2003—Rev. 1 , pp. 1-20, Denver, CO, USA. |
| ON Semiconductor, Greenline Compact Power Factor Controller: Innovative Circuit for Cost Effective Solutions, MC33260, Semiconductor Components Industries, Sep. 2005—Rev. 9, pp. 1-22, Denver, CO, USA. |
| ON Semiconductor, Enhanced, High Voltage and Efficient Standby Mode, Power Factor Controller, NCP1605, Feb. 2007, Rev. 1, pp. 1-32, Denver, CO, USA. |
| ON Semiconductor, Cost Effective Power Factor Controller, NCP1606, Mar. 2007, Rev. 3, pp. 1-22, Denver, CO, USA. |
| Renesas, Power Factor Correction Controller IC, HA16174P/FP, Rev. 1.0, Jan. 6, 2006, pp. 1-38, Tokyo, Japan. |
| Seidel, et al, A Practical Comparison Among High-Power-Factor Electronic Ballasts with Similar Ideas, IEEE Transactions on Industry Applications, vol. 41, No. 6, Nov./Dec. 2005, pp. 1574-1583, Santa Maria, Brazil. |
| Stmicroelectronics, Electronic Ballast with PFC using L6574 and L6561. Application Note AN993, May 2004, pp. 1-20, Geneva, Switzerland. |
| Stmicroelectronics, Advanced Transition-Mode PFC Controller L6563 and L6563A, Mar. 2007, pp. 1-40, Geneva, Switzerland. |
| Su, et al, “Ultra Fast Fixed-Frequency Hysteretic Buck Converter with Maximum Charging Current Control and Adaptive Delay Compensation for DVS Applications”, IEEE Journal of Solid-Slate Circuits, vol. 43, No. 4, Apr. 2008, pp. 815-822, Hong Kong University of Science and Technology, Hong Kong, China. |
| Wong, et al, “Steady State Analysis of Hysteretic Control Buck Converters”, 2008 13th International Power Electronics and Motion Control Conference (EPE-PEMC 2008), pp. 400-404, 2008, National Semiconductor Corporation, Power Management Design Center, Hong Kong, China. |
| Zhao, et al, Steady-State and Dynamic Analysis of a Buck Converter Using a Hysteretic PWM Control, 2004 35th Annual IEEE Power Electronics Specialists Conference, pp. 3654-3658, Department of Electrical & Electronic Engineering, Oita University, 2004, Oita, Japan. |
| International Search Report, PCT/US2012/069942, European Patent Office, Jul. 21, 2014, pp. 1-5. |
| Written Opinion, PCT/US2012/069942, European Patent Office, Jul. 21, 2014, pp. 1-8. |
| International Search Report, PCT/US2014/021921, European Patent Office, Jun. 23, 2014, pp. 1-3. |
| Written Opinion, PCT/US2014/021921, European Patent Office, Jun. 23, 2014, pp. 1-5. |
| Number | Date | Country | |
|---|---|---|---|
| 20140339999 A1 | Nov 2014 | US |
| Number | Date | Country | |
|---|---|---|---|
| 61825266 | May 2013 | US | |
| 61825275 | May 2013 | US | |
| 61824725 | May 2013 | US |