Electrical switching devices, such as transistors, generally require an input current or voltage to switch the state of the switching device. The switching current or voltage may be greater than the current or voltage that the circuit controlling the switching device can produce. This is common in applications where the controller is a microcontroller or other integrated circuit, and the switching device is a high-power device such as a power MOSFET (metal-oxide-semiconductor field effect transistor). Gate driver circuits are used to amplify the output current or voltage of the control circuit to produce a current and/or voltage large enough to switch the state of the switching device.
The recent wide bandgap (WBG) devices, such as SiC MOSFETs and GaN HEMTs, have gained significant attention in high-frequency and high-power applications due to their advantages, including the fast switching speed, low switching and conduction losses, and enhanced capacity to withstand high junction temperature. However, the inherent fast switching characteristics of WBG devices usually result in challenges, such as severe electromagnetic interference (EMI) emissions, false-triggering and other adverse effects during switching transients.
To balance the switching losses and the side effects caused by the fast switching speed, active gate drivers (GDs) have been developed. The existing active GDs fall into several categories: (1) variable gate resistance GD; (2) variable input capacitance GD; (3) variable gate current GD; and (4) variable voltage source GD (VSGD). The variable gate resistance GD is realized by either paralleling multiple series branches of “gate resistor +switch” or directly paralleling multiple totem poles, each connecting with different gate resistances. By controlling these switches and totem pole drivers, the effective gate resistance inserted into the gate loop can be adjusted during switching transients, thereby changing dv/dt and di/dt. However, the added switches or totem poles in the implementation increase the circuit cost and complexity. The variable input capacitance GD is realized by combining multiple series branches of “capacitor+switch” between the gate-drain and gate-source terminals, acting as external gate-drain and gate-source capacitance. The total effective gate-drain and gate-source capacitances can be modified by inserting different external capacitors through controlling switches, which in turn results in different dv/dt and di/dt. However, this approach has many drawbacks, including heightened complexity, increased costs, added turn-on and -off delays, the need for high-voltage rated capacitors, and increased crosstalk risks. The variable gate current GD is achieved by employing multiple current sources or a controlled current mirror circuit. This configuration allows for the alteration of gate charging/discharging current during the switching transients, to change dv/dt and di/dt. However, the implementation of high gate current magnitudes often requires substantial inductors. The variable VSGD attracts the most attention since it utilizes the adjustable gate driving reference voltages, which working principle is similar with the conventional fixed two-level VSGD. However, this approach requires adding additional power supplies, or alternatively, programmable power supplies with capability for rapid adjustability during switching cycles. Moreover, precise timing control should be properly implemented to avoid overcharging issues.
All these existing active GDs require not only additional passive components, switches and power supplies, but also dedicated timing control. These requirements limit the use of these active GDs.
Therefore, what is needed are devices, methods, and systems overcome challenges in the art, some of which are described above. In particular, devices, methods, and systems implementing a charge pump gate driver circuit with an adjustable pump voltage for active dv/dt control are desired.
Disclosed and described herein are embodiments of devices, methods, and systems for implementing a CPGD that provides an adjustable and flexible pump voltage spanning from the driving reference voltage to twice its value. This innovation enables active dv/dt and di/dt control for power devices. Furthermore, the disclosed CPGD enables fast online regulation of both turn-on and turn-off switching speeds during each switching cycle. These advantages are achieved without the need for extra power supplies, which in turn reduces circuit costs and space requirement, and dedicated timing control to avoid overcharging issues.
Other systems, methods, features and/or advantages will be or may become apparent to one with skill in the art upon examination of the following drawings and detailed description. It is intended that all such additional systems, methods, features and/or advantages be included within this description and be protected by the accompanying claims.
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments and together with the description, serve to explain the principles of the disclosed technology.
Before the present methods and systems are disclosed and described, it is to be understood that the methods and systems are not limited to specific synthetic methods, specific components, or to particular compositions. It is also to be understood that the terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting.
As used in the specification and the appended claims, the singular forms “a,” “an” and “the” include plural referents unless the context clearly dictates otherwise. Ranges may be expressed herein as from “about” one particular value, and/or to “about” another particular value. When such a range is expressed, another embodiment includes from the one particular value and/or to the other particular value. Similarly, when values are expressed as approximations, by use of the antecedent “about,” it will be understood that the particular value forms another embodiment. It will be further understood that the endpoints of each of the ranges are significant both in relation to the other endpoint, and independently of the other endpoint.
“Optional” or “optionally” means that the subsequently described event or circumstance may or may not occur, and that the description includes instances where said event or circumstance occurs and instances where it does not.
Throughout the description and claims of this specification, the word “comprise” and variations of the word, such as “comprising” and “comprises,” means “including but not limited to,” and is not intended to exclude, for example, other additives, components, integers or steps. “Exemplary” means “an example of” and is not intended to convey an indication of a preferred or ideal embodiment. “Such as” is not used in a restrictive sense, but for explanatory purposes.
Disclosed are components that can be used to perform the disclosed methods and systems. These and other components are disclosed herein, and it is understood that when combinations, subsets, interactions, groups, etc. of these components are disclosed that while specific reference of each various individual and collective combinations and permutation of these may not be explicitly disclosed, each is specifically contemplated and described herein, for all methods and systems. This applies to all aspects of this application including, but not limited to, steps in disclosed methods. Thus, if there are a variety of additional steps that can be performed it is understood that each of these additional steps can be performed with any specific embodiment or combination of embodiments of the disclosed methods.
The present methods and systems may be understood more readily by reference to the following detailed description of preferred embodiments and the Examples included therein and to the Figures and their previous and following description.
In
The operation of the CPGD 100 is described below.
Taking the fast switching waveforms shown in
Taking the fast switching waveforms shown in
The design equations for Cf1, Cda, Cf2 and Cd2 are illustrated as follows for selecting proper capacitance for Cf1, Cd1, Cf2 and Cd2 for the disclosed CPGD 100.
To prevent the overcharging issue, the selection of Cf1 should guarantee that the maximum pre-charged charge of Cf1 during subinterval [t0-t1] aligns with the total gate charge needed for the power device during the turn-on process, which can be determined as (1).
where Qgd is the equivalent gate-to-drain charge of SiC MOSFET at Vdc.
The value of Cd1 determines the maximum “positive” pump voltage, Vcd1,max, which can be determined by (2) based on the charge conservation.
where VCd1,max is determined based on the desired maximum turn-on switching speed in real applications.
To prevent the overcharging issue, the selection of Cf2 should guarantee that the maximum pre-charged charge of Cf2 during subinterval [t0-t1] aligns with the total gate charge needed for the power device during the turn-off process, which can be determined as (3).
The value of Cd2 determines the maximum “negative” pump voltage, VCd2,max, which can be determined by (4) based on the charge conservation.
VCd2,max is determined based on the desired maximum turn-off switching speed in real applications.
Given the selected Cf1, Cd1, Cf2 and Cd2 the “positive” and “negative” pump voltage, VCd1 and VCd2, are determined by the pulse widths assigned to Sc1 and Sc2. The actual VCd1 and VCd2 determine the turn-on and turn-off switching speed of power device, respectively.
The actual turn-on switching speed of power device depends on the relationship of actual Vcdi and the derived threshold pump voltages in (5).
where Vmiller=iload/gfs. iload is the load current and gfs is the transconductance of power device.
If VCd1=VCd1,th1, the maximum turn-on switching speed is achieved. This results in the minimum turn-on delay time, i.e., (t3-t2), and the maximum values for id current rising rate, vds voltage falling rate, and vgs voltage rising rate after the Miller plateau.
If VCd1,th2≤VCd1<Vcd1,th1, the turn-on delay time, id current rising rate and vds voltage falling rate undergo the full acceleration. The vgs voltage rising rate after the Miller plateau undergoes a partial acceleration, and it remains consistent with that of conventional VSGD once VCd1=VCd1,th1.
If VCd1,th3≤VCd1<Vcd1,th2, both the turn-on delay time, and id current rising rate undergo the full acceleration, while the vgs voltage rising rate after the Miller plateau remains consistent with that of the conventional VSGD. The vds voltage falling rate undergoes a partial acceleration, and it remains consistent with that of conventional VSGD once VCd1=VCd1,th3.
If VCd1,th4≤VCd1<Vcd1,th3, only the turn-on delay time undergoes the full acceleration, while the vgs voltage rising rate after the Miller plateau and the vds voltage falling rate remain consistent with that of the conventional VSGD. The id current rising rate undergoes a partial acceleration, and it remains consistent with that of the conventional VSGD once VCd1=VCd1,th4.
If VCd1,th5≤VCd1<Vcd1,th4, the minimum turn-on switching speed is achieved, which aligns with the performance of conventional VSGD, This results in the minimum values for id current rising rate, vds voltage falling rate, and vgs voltage rising rate after the Miller plateau. While the turn-on delay time undergoes a partial acceleration, it remains consistent with that of the conventional VSGD once VCd1=VCd1,th5.
The turn-on switching waveforms of CPGD 100 with different VCd1 are compared in
In
In
In
In
As previously discussed, the maximum turn-on switching speed occurs when VCd1=VCd1,th1, while the minimum turn-on switching speed occurs when VCd1<VCd1,th4.
The maximum turn-on switching speed can be calculated as (6)-(7):
where tcr,min is the minimum id current rising time, tvf,min is the minimum vds voltage falling time, and Rgon=Rg,int+Rgpn.ext.
The minimum turn-on switching speed can be calculated as (8)-(9):
where tcr,max is the maximum id current rising time, tvf,max is the maximum vas voltage falling time, and Vdc is the dc-link voltage.
The actual turn-off switching speed of power device depends on the relationship of actual VCd2 and the derived threshold pump voltages in (10):
If VCd2=VCd2,th1, the maximum turn-on switching speed is achieved. This results in the minimum turn-on delay time, i.e., (t3-t2), and the maximum values for id current rising rate, id current falling rate, and vgs voltage falling rate reaching Vth.
If VCd2,th2≤VCd2<Vcd2,th1, the turn-on delay time, vds voltage falling rate undergo the full acceleration. The vgs voltage rising rate after reahing Vth undergoes a partial acceleration, and it remains consistent with that of conventional VSGD once VCd2=VCd2,th2.
If VCd2,th3≤VCd2<Vcd2,th3, both the turn-off delay time, and vds voltage rising rate undergp the full acceleration, while the vgs voltage falling rate after reaching Vth remains consistent with that of the conventional VSGD. The id current falling rate undergoes a partial acceleration, and it remains consistent with that of conventional VSGD once VCd2=VCd2,th3.
If VCd2,th3≤VCd2<Vcd2,th3, only the turn-on delay time undergoes the full acceleration, while the vgs voltage falling rate after reaching Vth and the id current falling rate remain consistent with that of the conventional VSGD. The id current rising rate undergoes a partial acceleration, and it remains consistent with that of the conventional VSGD once VCd1=VCd1,th4.
If VCd2,th5≤VCd2<Vcd2,th4, the minimum turn-on switching speed is achieved, which aligns with the performance of conventional VSGD. This results in the minimum values for vds voltage rising rate, id current falling rate, and vgs voltage falling rate after reaching Vth. While the turn-on delay time undergoes a partial acceleration, it remains consistent with that of conventional VSGD once VCd2=VCd2,th5.
The turn-off switching waveforms of CPGD 100 with different VCd2 are compared in
In
In
In FIG, 7C, VCd2=VCd2,th3.
In
The maximum turn-off switching speed can be calculated as (11)-(12):
where tvr,min is the minimum vds voltage rising time, tcf,min is the minimum id current falling time, and Rgoff=Rg,int+Rgoff,ext.
The minimum turn-off switching speed can be calculated as (13)-(14):
where tvr,max is the maximum vds voltage rising time, tcf,max is the maximum id current falling time.
While the methods and systems have been described in connection with preferred
embodiments and specific examples, it is not intended that the scope be limited to the particular embodiments set forth, as the embodiments herein are intended in all respects to be illustrative rather than restrictive.
Unless otherwise expressly stated, it is in no way intended that any method set forth herein be construed as requiring that its steps be performed in a specific order. Accordingly, where a method claim does not actually recite an order to be followed by its steps or it is not otherwise specifically stated in the claims or descriptions that the steps are to be limited to a specific order, it is no way intended that an order be inferred, in any respect. This holds for any possible non-express basis for interpretation, including: matters of logic with respect to arrangement of steps or operational flow; plain meaning derived from grammatical organization or punctuation; the number or type of embodiments described in the specification.
Throughout this application, various publications may be referenced. The disclosures of these publications in their entireties are hereby incorporated by reference into this application in order to more fully describe the state of the art to which the methods and systems pertain.
It will be apparent to those skilled in the art that various modifications and variations can be made without departing from the scope or spirit. Other embodiments will be apparent to those skilled in the art from consideration of the specification and practice disclosed herein. It is intended that the specification and examples be considered as exemplary only, with a true scope and spirit being indicated by the following claims.
This application claims priority to and benefit of U.S. provisional patent application 63/416,208 filed Oct. 14, 2022, which is fully incorporated by reference.
Number | Date | Country | |
---|---|---|---|
63416208 | Oct 2022 | US |