Charge-trapping layer with optimized number of charge-trapping sites for fast program and erase of a memory cell in a 3-dimensional NOR memory string array

Information

  • Patent Grant
  • 11705496
  • Patent Number
    11,705,496
  • Date Filed
    Monday, April 5, 2021
    3 years ago
  • Date Issued
    Tuesday, July 18, 2023
    a year ago
Abstract
A thin-film memory transistor includes a source region, a drain region, a channel region, a gate electrode, and a charge-trapping layer provided between the channel region and the gate electrode and electrically isolated therefrom, wherein the charge-trapping layer has includes a number of charge-trapping sites that is 70% occupied or evacuated using a single voltage pulse of a predetermined width of 500 nanoseconds or less and a magnitude of 15.0 volts or less. The charge-trapping layer comprises silicon-rich nitride may have a refractive index of 2.05 or greater or comprises nano-crystals of germanium (Ge), zirconium oxide (ZrO2), or zinc oxide (ZnO). The thin-film memory transistor may be implemented, for example, in a 3-dimensional array of NOR memory strings formed above a planar surface of a semiconductor substrate.
Description
BACKGROUND OF THE INVENTION
1. Field of the Invention

The present invention relates to charge-trapping layers in memory devices, such as non-volatile memory devices. In particular, the present invention relates to a charge-trapping layer of a memory cell in a Not-OR (NOR) memory string.


2. Discussion of the Related Art

In conventional NOR-type and NAND-type memory devices, an applied electrical field across a charge-trapping layer adds or removes charge from traps in the charge-trapping layer. FIG. 1 shows a schematic cross-section of vertical-channel, polycrystalline thin-film transistor or memory cell 100 with source region 10, drain region 20, channel region 30, tunnel oxide layer 40, charge-trapping layer 50, blocking oxide layer 60, and gate conductor 70. Charge-trapping layer 50 may be, for example, silicon nitride. A current is induced to flow from source region 10 through channel region 30 to drain region 20, when a suitable high voltage—relative to the voltage at source region 10—is placed on gate conductor 70. At the same time, electrons are drawn from channel region 30 into charge-trapping layer 50, where their accumulation shifts threshold voltage Vt of memory cell 100 to a higher value. The higher value in threshold voltage Vt of memory cell 100 represents a “programmed” state. By placing a high voltage of the opposite polarity on gate conductor 70, electrons are withdrawn from charge-trapping layer 70, so that threshold voltage Vt of memory cell 100 is shifted to a lower value, which represents an “erased” state.


Fast program and erase of a memory cell are very desirable. Generally, a greater magnitude in the voltage placed on the gate conductor to effectuate programming or erase of a memory cell shortens the program or erase time, as illustrated in FIG. 2. As shown in FIG. 2, waveform 201a represents the program times for shifting threshold voltage Vt from approximately 1.0 volts to a voltage between 1.0 volts and 6.0 volts using a program voltage of 12 volts. Waveform 201b represents the erase times for shifting threshold voltage Vt from approximately 6.0 volts to a voltage between 1.0 volts and 6.0 volts using an erase voltage of −12.0 volts. Likewise, waveforms 202a and 203a represent the program times for shifting threshold voltage Vt from approximately 1.0 volts to a voltage between 1.0 volts and 6.0 volts using programming voltages of 10.0 volts and 8.0 volts, respectively. Waveforms 202b and 203b represent the erase times for shifting threshold voltage Vt from approximately 6.0 volts to a voltage between 1.0 volts and 6.0 volts using erase voltages of −10.0 volts and −8.0 volts, respectively.


However, a higher voltage at the gate conductor decreases the charge-trapping layer's endurance. Endurance is the ability of the memory cell to maintain substantially the same “programmed” or “erased” state threshold voltage Vt after many program and erase cycles FIG. 3 shows a collection of waveforms each representing threshold voltage Vt of a memory cell after predetermined number of program and erase operations using a predetermined program or erase voltage over 108 programming and erase cycles. For example, waveform 301a represents threshold voltage Vt—initially about 1.3 volts—after 10, 102, . . . , 108 program and erase cycles, using a program voltage of 9.5 volts. Likewise, waveform 301b represents threshold voltage Vt—initially about 0.0 volts—after 10, 102, . . . , 108 program and erase cycles, using a program voltage of −9.5 volts. The memory cell in each waveform in FIG. 3 is a thin-film storage transistor with a 1.2-nm tunnel oxide (e.g., SiO2), a 8.5-nm charge-trapping layer (e.g., SiN with a refractive index of 2.20), and a 3.0-nm blocking oxide layer (e.g., SiO2). Each program and erase operation is achieved using a 1.0-microsecond pulse at the specified program or erase voltage.


In FIG. 3, waveform 301a indicates that the “programmed” state threshold voltage Vt of the memory cell has shifted to about 3.0 volts after 108 program and erase cycles, and the corresponding “erased” state threshold voltage Vt has also moved up to about 2.7 volts over the same time period. These shifts in threshold voltages are believed to be caused by trap sites created in the tunnel oxide layer as a result of the tunneling currents over a long period of programming and erase cycles. The electrons trapped in trap sites in the tunnel oxide layer are not removed in an erase operation on the charge-trapping layer. FIG. 3 therefore illustrates degradation in the memory cell's endurance, as evidenced by the shifts in the “programmed” and “erased” state threshold voltages at higher program and erased voltages as the number of program and erase cycles increase. Thus, there is a trade-off in endurance between fast program and erase times and the magnitude of program and erase voltages at the gate conductor. With the high density of memory cells in a state-of-the-art memory circuit, the threshold voltages of the memory cells are not uniform, resulting in a distribution in threshold voltages amongst the memory cells. FIG. 4 shows a distribution of memory cells in “programmed” and “erased” states in one memory system. As shown in FIG. 4, memory cells having a threshold voltage less than 2.0 volts (i.e., region 401a), with a mean threshold voltage at about 1.5 volts, are deemed in the “erased” state; and memory cells having a threshold voltage greater than 5.0 volts (i.e., region 401b), with a mean threshold voltage at about 5.5 volts, are deemed in the “programmed” state. The difference in threshold voltages between memory cells arises primarily from a difference in the number of electrons stored in their charge-trapping layers. A greater number of electrons results in a higher threshold voltage.


To allow a determination of whether a given memory cell is in the “programmed” state or in the “erased” state, the memory system requires a minimum difference in threshold voltage Vt (ΔVt) between the memory cells in the “programmed” state and the memory cells in the “erased” state. It is also desirable to minimize variations in threshold voltage within each population (i.e., “programmed” state population or the “erased” state population). For example, suppose the highest threshold voltage Vt among memory cells in the “erased” state is Ve and the lowest threshold voltage Vt among memory cells in the “programmed” state is Vp, a memory cell having threshold voltage Vt1<Ve requires a higher program voltage or a longer programming pulse to program the memory cell to threshold voltage Vp than a memory cell with a threshold voltage Ve in the erased state. Similarly, a memory cell with a threshold voltage Vt2>Vp in the “programmed” state requires a higher voltage (in magnitude) or a longer erase pulse to erase the memory cell to threshold voltage Ve. In either case, using a minimal program or erase pulse may not succeed in programming or erasing any given memory cell to threshold voltage Vp or Ve, respectively. To ensure a high probability of success in the programming or erase operation using only one program or erase pulse, one must resort to using a high (in magnitude) program or erase voltage. The resulting distributions of threshold voltages of memory cells in the “programmed” or “erased” states, however, will become wider. In general, many more charge-trapping sites are available in the charge-trapping layer of a memory cell than the electrons needed to shift the threshold voltage of the memory cell by ΔVt, which contributes to a wider distribution in either “programmed” or “erased” state.


In the prior art, a method to reduce the spread of the distributions for memory cells in the “programmed” or “erased” state is to “read” the memory cell at a low voltage (in magnitude) to verify that the cell has achieved the desired “programmed” or “erased” state, and to repeat the programming or erase operation until the desired “programmed” or “erase” state is achieved. This iterative procedure is referred to as a “read-verify” procedure. It is not uncommon to program or erase the memory cell many times during the read-verify procedure to achieve the desired state. While the read-verify procedure is effective in achieving distributions of reduced widths using lower (in magnitude) program or erase voltage, overall program and erase times are increased because of the inevitable repetitive program and erase steps.


SUMMARY

The present invention provides an optimized charge-trapping layer in a memory device which allows a memory system incorporating such memory devices to have reduced programming and erase times. The optimized charge-trapping layer may be applicable, for example, to memory cells in a 3-dimensional array of non-volatile NOR-type memory strings. The parameters to be optimized include, for example, the number of charge-trapping sites in the charge-trapping layer, and its physical dimensions (e.g., length, width, and thickness). Furthermore, the electric field across the tunnel oxide layer during the programming or erase operational for the optimized charge-trapping layer is significantly lower than under a conventional programming or erase operation, such that the endurance of the memory device is significantly enhanced.


According to one embodiment of the present invention, a thin-film memory transistor may include a source region, a drain region, a channel region, a gate electrode, and a charge-trapping layer provided between the channel region and the gate electrode and electrically isolated therefrom, wherein the charge-trapping layer has includes a number of charge-trapping sites that is 70% occupied or evacuated using a single voltage pulse of a predetermined width of 500 nanoseconds or less and a magnitude of 15.0 volts or less. The charge-trapping layer comprises silicon-rich nitride may have a refractive index of 2.05 or greater or comprises nano-crystals of germanium (Ge), zirconium oxide (ZrO2), or zinc oxide (ZnO). The thin-film memory transistor may be implemented, for example, in a 3-dimensional array of NOR memory strings formed above a planar surface of a semiconductor substrate.


The present invention is better understood upon consideration of the detailed description below in conjunction with the accompanying drawings.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 shows a schematic cross-section of vertical-channel, polycrystalline thin-film transistor or memory cell 100 with source region 10, drain region 20, channel region 30, tunnel oxide layer 40, charge-trapping layer 50, blocking oxide layer 60, and gate conductor 70.



FIG. 2 demonstrates that a greater magnitude in the voltage placed on the gate conductor to effectuate programming or erase of a memory cell shortens the program or erase time.



FIG. 3 shows a collection of waveforms each representing threshold voltage Vt of a memory cell after predetermined number of program and erase operations using a predetermined program or erase voltage over 108 programming and erase cycles.



FIG. 4 shows a distribution of memory cells in “programmed” and “erased” states in one memory system.



FIG. 5 shows narrow distributions of threshold voltages in memory cells that are in the “programmed” and “erased” states, achieved by limiting the number of charge-trapping sites in their charge-trapping layers.





To facilitate cross-references among the figures, like elements in the figures are assigned like reference numerals.


DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

In this detailed description, process steps described in one embodiment may be used in a different embodiment, even if those steps are not described in the different embodiment. When reference is made herein to a method having two or more defined steps, the defined steps can be carried out in any order or simultaneously (except where context or specific instruction excludes that possibility), and the method can include one or more other steps carried out before any of the defined steps, between two of the defined steps, or after all the defined steps (except where context excludes that possibility).


According to one embodiment of the present invention, the distribution of threshold voltages of memory cells in a “programmed” or an “erased” state may be reduced by limiting the available number of charge-trapping sites needed to obtain a threshold voltage difference of ΔVt between memory cells of the “programmed” and “erased” states. FIG. 5 shows narrow distributions of threshold voltages in memory cells that are in the “programmed” (i.e., region 501b) and “erased” (i.e., region 501a) states, achieved by limiting the number of charge-trapping sites in their charge-trapping layers. When the number of charge-trapping sites is so small, such that a program pulse supplies sufficient electrons to completely or nearly completely fill the available charge-trapping sites (e.g., greater than 70% filled), the read-verify procedure is obviated for the program operation. Likewise, when the number of charge-trapping sites is so small, such that an erase pulse removes sufficient electrons to completely or nearly completely vacate the available charge-trapping sites, the read-verify procedure is obviated for the erase operation (e.g., greater than 70% evacuated). By eliminating the read-verify procedure, program and erase times for the memory system are much reduced.


Another method to narrow the distributions of threshold voltages in the memory cells in the “programmed” or the “erased” state is to reduce difference ΔVt in the threshold voltages between the “programmed” state and the “erased” state in the memory cell. The widths of the distributions of memory cells in the “programmed” and the “erased” states are dependent, in part, on the value of threshold voltage difference ΔVt. A larger threshold voltage difference ΔVt results in wider distributions in memory cells in the “programmed” and the “erased” states. For example, the distributions of memory cells in the “programmed” and the “erased” states are narrower when highest voltage Ve for the “erased” state and lowest threshold voltage Vp for the “programmed” state are set at 1.0 volts and 2.0 volts (i.e., ΔVt equals 1.0 volts), respectively, than when they are set at 2.0 volts and 6.0 volts (i.e., ΔVt equals 1.0 volts).


The present invention provides numerous ways for providing a charge-trapping layer with an optimal number of charge-trapping sites. For example, to achieve a 1.0-volt threshold difference ΔVt for a polysilicon thin-film transistor, a total electron area, density of 2.7×1012 e/cm2 is required of the charge-trapping layer. The trap-site density for silicon-rich silicon nitride (SRN) with an refractive index of 2.20, for example, has been reported to be 2.5×1019 e/cm3. (See, e.g., the article “Electron trap density distribution of Si-rich silicon nitride extracted using the modified negative charge density decay model of silicon-oxide-nitride-oxide-silicon structure at elevated temperature,” by T. H. Kim, et al., Applied Physics Letters 89, 063508-063511 (2006).) Therefore, for a 1.0 nm thick SRN charge-trapping layer, the trap-site area density is 2.5×1019 e/cm3×1.0×10−7 cm) or 2.5×1012 e/cm2. For reference, a 1.0 nm thick SRN film is a much thinner charge-trapping layer than those used in current state-of-the-art SRN films used in multi-level (MLC) NAND memory devices; such SRN films in MLC NAND devices are typically 7.0 nm or more thick. MLC NAND devices typically have multiple “programmed” and “erased” states, and require the read-verify procedure to attain any of the multiple “programmed” and “erased” states. The program and erase times of MLC NAND devices are therefore notoriously long (e.g., tens to hundreds of microseconds).


In one embodiment, a memory cell in a NOR memory string—which is configured in the manner disclosed in the Related Application, incorporated by reference above—has a 1.0 nm thick SRN charge-trapping layer provided between a 1.0 nm thick tunneling oxide layer and a 1.0 nm thick blocking oxide layer. The Related Application teaches forming arrays of such NOR memory strings in a 3-dimensional memory structure above a planar surface of a semiconductor substrate. It is desired to program or erase the memory cell using a single pulse of 500 ns or less wide to effectuate threshold voltage difference ΔVt of 1.0 volts between “programmed” or “erased” states. In that memory cell the dominant program or erase mechanism is believed direct tunneling. Under such conditions, the magnitude of the required program or erased voltage to program or erase such a memory cell using a single pulse of 500 ns wide or narrower, preferably 100 ns or narrower, may be empirically determined, but estimated to be about 8.0-15.0 volts.


According to another embodiment of the present invention, one method to achieve a advantageously small number of trap-sites in a charge-trapping layer of a memory cell is to reduce the trap-site density in the material of the charge-trapping layer (e.g., SRN). The trap-site density in SRN is dependent in part, for example, on its composition. SRN films may vary in refractive index between about 2.0 and about 2.4, for example, between (See, e.g., the article “Explanation of the charge-trapping properties of silicon nitride storage layers for NVM devices Part I: Experimental evidences from physical and electrical characterization,” by E. Vianello, et al., IEEE Transactions on Electron Devices 58, no. 8, pp. 2483-2489 (2011).) When the trap-site density is reduced to less than 2.5×1019 e/cm3, a SRN charge-trapping layer that is greater than 1.0 nm thick may be used to achieve the 1.0-volt threshold difference ΔVt, discussed above.


Alternatively, a charge-trapping layer with desirably small number of trap sites may be achieved using nano-crystals (also known as quantum dots) in the charge-trapping layer; suitable materials that contain nano-crystal include, for example, various charge-transporting layers (CTLs) used in many electronic devices. (See, e.g., the articles (i) “Charge-trap memory device fabrication by oxidation of Si1-x,Gex” by Y.-C. King et al., IEEE Transactions on Electron Devices 48, no. 4, pp. 696-800 (2001); and (ii) “Nanoislands-based charge trapping memory: A scalability study,” by N. El-Atab, et al., IEEE Transactions on Nanotechnology 16, no. 6, pp. 1143-1145 (2017).) Nanocrystals of germanium (Ge), zirconium oxide (ZrO2), or zinc oxide (ZnO), or any suitable material, can be fabricated in a manner to control the area density in the resulting material, thereby allowing a good control of the trap-site area density.


As the electric field across the tunnel oxide layer during the programming or erase operational for a charge-trapping layer of the present invention is significantly lower than under a conventional programming or erase operation, the endurance of the memory device is significantly enhanced.


The above detailed description is provided to illustrate specific embodiments of the present invention and is not intended to be limiting. Numerous modifications and variations within the scope of the present invention are possible. The present invention is set forth in the following claims.

Claims
  • 1. A thin-film memory transistor, comprising a source region, a drain region, a channel region, a gate electrode, and a charge-trapping layer provided for charge storage between the channel region and the gate electrode and electrically isolated therefrom, wherein the charge-trapping layer comprises a silicon-rich nitride, with a thickness that is less than 1.0 nm and a trap-site area density of less than 2.7×1012 electrons per cm2.
  • 2. The thin-film memory transistor of claim 1, wherein the charge-trapping sites are greater than 70% occupied or evacuated using a single voltage pulse of a predetermined width of 500 nanoseconds or less and a magnitude of 15.0 volts or less.
  • 3. The thin-film memory transistor of claim 2, wherein the magnitude of the voltage pulse is between 8.0-15.0 volts.
  • 4. The thin-film memory transistor of claim 2, wherein the single voltage pulse changes the threshold voltage of the thin-film memory transistor by 1.0-4.0 volts.
  • 5. The thin-film memory transistor of claim 1, wherein the silicon-rich nitride has a refractive index of 2.05 or greater.
  • 6. The thin-film memory transistor of claim 1, wherein the thin-film memory transistor is provided in a NOR memory string.
  • 7. The thin-film memory transistor of claim 6, wherein the NOR memory string is one of a plurality of NOR memory strings arranged in a memory structure formed above a semiconductor substrate.
  • 8. The thin-film memory transistor of claim 2, wherein the predetermined width is less than 100 nanoseconds.
CROSS REFERENCE TO RELATED APPLICATIONS

This application is related to and claims priority of U.S. provisional application application no. 63/007,244, filed on Apr. 8, 2020. The priority of this application is expressly claimed, and the disclosure is hereby incorporated by reference in their entirety. The present application is related to U.S. patent application (“Related Application”), Ser. No. 16/744,067, entitled “Implementing Logic Function And Generating Analog Signals Using NOR Memory Strings,” filed on Jan. 15, 2020, which is a continuation-in-part application of U.S. non-provisional patent application Ser. No. 16/582,996 (“Non-provisional Application I”), entitled “Memory Circuit, System and Method for Rapid Retrieval of Data Sets,” filed on Sep. 25, 2019, which is a continuation application of U.S. non-provisional patent application (“Non-Provisional Application II”), Ser. No. 16/107,306, entitled “System Controller and Method for Determining the Location of the Most Current Data File Stored on a Plurality of Memory Circuit,” filed on Aug. 21, 2018, which is a divisional application of U.S. non-provisional patent application (“Non-provisional Application III”), Ser. No. 15/248,420, entitled “Capacitive-Coupled Non-Volatile Thin-Film Transistor Strings in Three Dimensional Arrays,” filed on Aug. 26, 2016, which is related to and claims priority of (i) U.S. provisional application (“Provisional Application I”), Ser. No. 62/235,322, entitled “Multi-gate NOR Flash Thin-film Transistor Strings Arranged in Stacked Horizontal Active Strips With Vertical Control Gates,” filed on Sep. 30, 2015; (ii) U.S. provisional patent application (“Provisional Application II”), Ser. No. 62/260,137, entitled “Three-dimensional Vertical NOR Flash Thin-film Transistor Strings,” filed on Nov. 25, 2015; (iii) U.S. non-provisional patent application (“Non-Provisional Application IV”), Ser. No. 15/220,375, “Multi-Gate NOR Flash Thin-film Transistor Strings Arranged in Stacked Horizontal Active Strips With Vertical Control Gates,” filed on Jul. 26, 2016; and (vi) U.S. provisional patent application (“Provisional Application III”), Ser. No. 62/363,189, entitled “Capacitive Coupled Non-Volatile Thin-film Transistor Strings,” filed Jul. 15, 2016. The disclosure of the Related Application is hereby incorporated by reference in its entirety.

US Referenced Citations (155)
Number Name Date Kind
4213139 Rao Jul 1980 A
5583808 Brahmbhatt Dec 1996 A
5646886 Brahmbhatt Jul 1997 A
5656842 Iwamatsu Aug 1997 A
5768192 Eitan Jun 1998 A
5789776 Lancaster et al. Aug 1998 A
5880993 Kramer et al. Mar 1999 A
5915167 Leedy Jun 1999 A
6040605 Sano et al. Mar 2000 A
6107133 Furukawa et al. Aug 2000 A
6118171 Davies et al. Sep 2000 A
6130838 Kim et al. Oct 2000 A
6314046 Kamiya et al. Nov 2001 B1
6434053 Fujiwara Aug 2002 B1
6580124 Cleeves et al. Jun 2003 B1
6744094 Forbes Jun 2004 B2
6774458 Fricke et al. Aug 2004 B2
6873004 Han et al. Mar 2005 B1
6881994 Lee et al. Apr 2005 B2
6946703 Ryu et al. Sep 2005 B2
7005350 Walker et al. Feb 2006 B2
7307308 Lee Dec 2007 B2
7489002 Forbes et al. Feb 2009 B2
7524725 Chung Apr 2009 B2
7542348 Kim Jun 2009 B1
7612411 Walker Nov 2009 B2
8026521 Or-Bach et al. Sep 2011 B1
8139418 Carman Mar 2012 B2
8178396 Sinha et al. May 2012 B2
8395942 Samachisa et al. Mar 2013 B2
8630114 Lue Jan 2014 B2
8767473 Shim et al. Jul 2014 B2
8848425 Schloss Sep 2014 B2
8878278 Alsmeier et al. Nov 2014 B2
9190293 Wang et al. Nov 2015 B2
9202694 Konevecki et al. Dec 2015 B2
9230985 Wu et al. Jan 2016 B1
9412752 Yeh et al. Aug 2016 B1
9455268 Oh et al. Sep 2016 B2
9620605 Liang et al. Apr 2017 B2
9633944 Kim Apr 2017 B2
9748172 Takaki Aug 2017 B2
9799761 Or-Bach et al. Oct 2017 B2
9842651 Harari Dec 2017 B2
9892800 Harari Feb 2018 B2
9911497 Harari Mar 2018 B1
10074667 Higashi Sep 2018 B1
10096364 Harari Oct 2018 B2
10121553 Harari Nov 2018 B2
10249370 Harari Apr 2019 B2
10254968 Gazit et al. Apr 2019 B1
10283493 Nishida May 2019 B1
10373956 Gupta et al. Aug 2019 B2
10381370 Shin et al. Aug 2019 B2
10381378 Harari Aug 2019 B1
10395737 Harari Aug 2019 B2
10431596 Herner et al. Oct 2019 B2
10475812 Harari Nov 2019 B2
10622377 Harari et al. Apr 2020 B2
10692874 Harari et al. Jun 2020 B2
20010030340 Fujiwara Oct 2001 A1
20010053092 Kosaka et al. Dec 2001 A1
20020012271 Forbes Jan 2002 A1
20020028541 Lee et al. Mar 2002 A1
20020051378 Ohsawa May 2002 A1
20020193484 Albee Dec 2002 A1
20030038318 Forbes Feb 2003 A1
20040214387 Madurawe et al. Oct 2004 A1
20040246807 Lee Dec 2004 A1
20040262681 Masuoka et al. Dec 2004 A1
20040262772 Ramanathan et al. Dec 2004 A1
20040264247 Kim Dec 2004 A1
20050128815 Ishikawa et al. Jun 2005 A1
20050218509 Kipnis et al. Oct 2005 A1
20050280061 Lee Dec 2005 A1
20060001083 Bhattacharyya Jan 2006 A1
20060140012 Wan et al. Jun 2006 A1
20060155921 Gorobets et al. Jul 2006 A1
20070045711 Bhattacharyya Mar 2007 A1
20070134876 Lai et al. Jun 2007 A1
20080054346 Saitoh Mar 2008 A1
20080173930 Watanabe Jul 2008 A1
20080178794 Cho Jul 2008 A1
20080239812 Naofumi et al. Oct 2008 A1
20080301359 Smith Dec 2008 A1
20090057722 Masuoka et al. Mar 2009 A1
20090157946 Arya Jun 2009 A1
20090237996 Kirsch et al. Sep 2009 A1
20090242966 Son et al. Oct 2009 A1
20090268519 Ishii Oct 2009 A1
20090279360 Peter et al. Nov 2009 A1
20090316487 Lee et al. Dec 2009 A1
20100013001 Cho Jan 2010 A1
20100124116 Takashi et al. May 2010 A1
20100128509 Kim et al. May 2010 A1
20100213527 Shim et al. Aug 2010 A1
20110044113 Kim Feb 2011 A1
20110115011 Masuoka et al. May 2011 A1
20110208905 Shaeffer et al. Aug 2011 A1
20110291176 Lee et al. Dec 2011 A1
20110298013 Hwang et al. Dec 2011 A1
20120182801 Lue Jul 2012 A1
20120243314 Takashi Sep 2012 A1
20120307568 Banna et al. Dec 2012 A1
20130031325 Nakamoto et al. Jan 2013 A1
20130256780 Kai et al. Oct 2013 A1
20140015036 Fursin et al. Jan 2014 A1
20140040698 Loh et al. Feb 2014 A1
20140117366 Saitoh May 2014 A1
20140151774 Rhie Jun 2014 A1
20140229131 Cohen et al. Aug 2014 A1
20140247674 Karda et al. Sep 2014 A1
20140328128 Louie et al. Nov 2014 A1
20140340952 Ramaswamy et al. Nov 2014 A1
20150054507 Gulaka et al. Feb 2015 A1
20150098272 Kasolra et al. Apr 2015 A1
20150113214 Sutardja Apr 2015 A1
20150155876 Jayasena et al. Jun 2015 A1
20150194440 Noh et al. Jul 2015 A1
20150249143 Sano Sep 2015 A1
20150372099 Chen et al. Dec 2015 A1
20160019951 Park et al. Jan 2016 A1
20160086970 Peng Mar 2016 A1
20160225860 Karda et al. Aug 2016 A1
20160300724 Levy et al. Oct 2016 A1
20160314042 Plants Oct 2016 A1
20170092370 Harari Mar 2017 A1
20170092371 Harari Mar 2017 A1
20170148517 Harari May 2017 A1
20170148810 Kai et al. May 2017 A1
20170358594 Lu et al. Dec 2017 A1
20180108416 Harari Apr 2018 A1
20180269229 Or-Bach et al. Sep 2018 A1
20180331042 Manusharow et al. Nov 2018 A1
20180366471 Harari et al. Dec 2018 A1
20180366485 Harari Dec 2018 A1
20180366489 Harari et al. Dec 2018 A1
20190006009 Harari Jan 2019 A1
20190019564 Li et al. Jan 2019 A1
20190067327 Herner et al. Feb 2019 A1
20190157296 Harari et al. May 2019 A1
20190180821 Harari Jun 2019 A1
20190206890 Harari et al. Jul 2019 A1
20190244971 Harari Aug 2019 A1
20190259769 Karda et al. Aug 2019 A1
20190325964 Harari Oct 2019 A1
20190319044 Harari Nov 2019 A1
20190348424 Karda et al. Nov 2019 A1
20190355747 Herner et al. Nov 2019 A1
20190370117 Fruchtman et al. Dec 2019 A1
20200051990 Harari et al. Feb 2020 A1
20200098738 Herner et al. Mar 2020 A1
20200098779 Cernea et al. Mar 2020 A1
20200176468 Herner et al. Jun 2020 A1
20200258897 Yan et al. Aug 2020 A1
Foreign Referenced Citations (10)
Number Date Country
2000339978 Dec 2000 JP
2006099827 Apr 2006 JP
2009206451 Sep 2009 JP
2010108522 May 2010 JP
2010251572 Nov 2010 JP
2011028540 Feb 2011 JP
20120085591 Aug 2012 KR
20120085591 Aug 2012 KR
20120085603 Aug 2012 KR
2018236937 Dec 2018 WO
Non-Patent Literature Citations (18)
Entry
“PCT Search Report and Written Opinion, PCT/US2021/025722”, dated Jun. 15, 2021, 10 pages.
“EP Extended Search Report EP168690149.3”, dated Oct. 18, 2019.
“European Search Report, EP 16852238.1”, dated Mar. 28, 2019.
“European Search Report, EP17844550.8”, dated Aug. 12, 2020, 11 pages.
“Invitation to Pay Additional Fees (PCT/ISA/206), PCT/US2020/015710”, Mar. 20, 2020, 2 pages.
“Notification of Reasons for Refusal, Japanese Patent Application 2018-527740”, (English translation), dated Nov. 4, 2020, 8 pages.
“Partial European Search Report EP 16869049.3”, dated Jul. 1, 2019, pp. 1-12.
“PCT Search Report and Written Opinion, PCT/US2018/038373”, dated Sep. 10, 2018.
“PCT Search Report and Written Opinion, PCT/US2019/014319”, dated Apr. 15, 2019.
“PCT Search Report and Written Opinion, PCT/US2019/052164”, dated Feb. 27, 2020.
“PCT Search Report and Written Opinion, PCT/US2019/052446”, dated Dec. 11, 2019.
“PCT Search Report and Written Opinion, PCT/US2020/015710”, dated Jun. 9, 2020.
“PCT Search Report and Written Opinion, PCT/US2020/017494”, dated Jul. 20, 2020,13 pages.
Hou, S. Y., et al., “Wafer-Leval Integration of an Advanced Logic-Memory System Through the Second-Generation CoWoS Technology”, IEEE Transactions on Electron Devices, vol. 64, No. 10, Oct. 2017, 4071-4077.
Kim, N., et al., “Multi-layered Vertical gate NANO Flash Overcoming Stacking Limit for Terabit Density Storage”, Symposium on VLSI Tech. Dig. of Technical Papers, 2009, pp. 188-189.
Lue, H.T., et al., “A Highly Scalable 8-Layer 3D Vertical-gate {VG) TFT NANO Flash Using Junction-Free Buried Channel BE-SONOS Device”, Symposium on VLSI: Tech. Dig. Of Technical Papers, 2010, pp. 131-132.
Tanaka, T., et al., “A 768 GB 3b/cell 3D-Floaling-Gate NANO Flash Memory”, Digest of Technical Papers, the 2016 EEE International Solid-Slate Circuits Conference, 2016, pp. 142-144.
Wann, H.C., et al., “High-Endurance Ultra-Thin Tunnel Oxide in Monos Device Structure for Dynamic Memory Application”, IEEE Electron Device letters, vol. 16, No. 11, Nov. 1995, pp. 491-493.
Related Publications (1)
Number Date Country
20210320182 A1 Oct 2021 US
Provisional Applications (1)
Number Date Country
63007244 Apr 2020 US