Chip rate selectable square root raised cosine filter for mobile telecommunications

Abstract

A square root raised cosine filter for a mobile transceiver may be adapted to operate with a variety of potential chip rates such as the four chip rates associated with IMT-2000 standard. The signal produced by the filter may be adjusted based on a variety of potential chip rates. One of the adjusted filter signals may be selected as the resulting filter output, depending on the particular chip rate selected for the mobile transceiver.

Description

BACKGROUND

This invention relates generally to digital wireless mobile communications.

Code division multiple access (CDMA) for digital wireless mobile communications involves using correlation techniques to allow a receiver to decode one signal among many that are transmitted on the same carrier at the same time. Each user's signal includes a unique code that appears to be noise to all except the correct receiver. A channel in the code domain describes a combination of a carrier frequency and a code. CDMA generally starts out with a narrow band signal, which for full speech is 9600 bps. This signal is spread with the use of specialized codes to a bandwidth of 1.23 Mz. The ratio of the spread data rate to the initial data rate is called the processing gain.

When transmitted, a CDMA signal experiences a high level of interference, dominated by the coded signals of other CDMA users. This interference may take two forms. Interference may arise from other users in the same cell and interference may occur from adjacent cells. The total interference also includes background noise and other spurious signals. When the signal is received, the desired signal is recovered and the interference is rejected. A correlator uses processing gain to pull the desired signal out of the noise.

Currently available cellular technology makes use of what is called second generation or “2G” technology. Initially, cellular telephone technology was implemented with Advanced Mobile Phone Systems (AMPS) which were analog. In about 1995, digital systems, such as CDMA, were introduced.

A number of competing third generation or “3G” technologies are being debated within the industry at this time. The goal of the 3 G technologies is to offer higher bit rate services. Such services may include multimedia, including video, Internet and electronic mail.

One standard for 3 G technologies is the IMT-2000 standard which was propounded by the International Telecommunications Union (ITU). IMT stands for International Mobile Telecommunications and IMT-2000 is the name for Future Public Land Mobile Telecommunications Systems (FPLMTS). FPLMTS is targeted at developing mobile telecommunications systems to be used “anywhere-anyplace” around the year 2000 operating at approximately 2000 MHz.

In 3G technology, a “bit” is the fundamental information unit of input data. A “symbol” is a grouping of data bits based on modulation. Thus, a symbol arises after encoding but prior to spreading. A “chip” is the minimum bit period of the final spread data. “Channels” include physical channels that are transmitted in the air, defined by a frequency and code. A transport channel is defined by how the data is sent and logical channels are defined by the type of data.

The so-called wideband or W-CDMA technology has been proposed as the 3G solution by the European Telecommunications Standards Institute (ETSI) as their proposal to the ITU for IMT-2000. ETSI's proposal is identified as UTRA (Universal Mobile Telecommunication System Terrestrial Radio Access). (The standard can be found at www.itu.int/imt/2-radio_dev/proposals/index.html.)

Under these standards, four frequency bandwidths of 1.25 MHz, 5 MHz, 10 MHz and 20 MHz have been designated with corresponding chip rates of 1.024 Mcps, 4.096 Mcps, 8.192 Mcps and 16.384 Mcps respectively. Thus, to enable a system to handle any of the four currently specified chip rates now or in the future, four different filters may be needed for each of the frequency bandwidths or chip rates.

Thus, there is a need for a better way to enable W-CDMA cellular telephones to accommodate two or more potential chip rates.

SUMMARY

In accordance with one aspect, a finite impulse response filter device having a selectable chip rate includes a discrete-time square-root-raised-cosine filter and a circuit. The circuits adjust the output of the filter based on the selected chip rate.

Other aspects are set forth in the accompanying detailed description and claims.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram showing one embodiment of a transceiver in accordance with the present invention;

FIG. 2 is a block diagram showing a transmitter section of the transceiver shown in FIG. 1 ;

FIG. 3 is a block diagram of the receiver section of the transceiver shown in FIG. 1 ;

FIG. 4 is a block diagram showing one embodiment of the present invention;

FIG. 5 is a graph of spectrum output of a SRRC filter with 40 dB in the Y-axis and frequency in the X-axis;

FIG. 6 is a plot of the impulse response of a discrete-time SRRC filter in accordance with one embodiment of the invention;

FIG. 6 a is a plot of the self-convolution of the filter shown in FIG. 6 ;

FIG. 7 is a block diagram for the multiply and accumulate (MAC) components shown in FIG. 4 ;

FIG. 8 is a block diagram of the processing units with inputs and outputs;

FIG. 9 is a block diagram of the adder tree shown in FIG. 7 ;

FIG. 10 is a block diagram showing another embodiment of the present invention;

FIG. 11 is a more detailed block diagram showing one of the processing units shown in FIG. 10 in accordance with one embodiment of the present invention;

FIG. 12 is a more detailed block diagram of one of the processing units shown in FIG. 10 in accordance with another embodiment of the present invention;

FIG. 13 is a block diagram of a chip rate adaptable architecture in accordance with one embodiment of the present invention;

FIG. 14 is a flow chart for one embodiment of the present invention; and

FIG. 15 is a block diagram for the embodiment of the present invention shown in FIG. 14 .

DETAILED DESCRIPTION

Referring to FIG. 1 , a transceiver 10 in accordance with one embodiment of the present invention includes a radio frequency/analog processing section 12 which is coupled to transmitting and receiving antennas. The analog processing section 12 is coupled to a digital processing section 14 . A network interface 16 interfaces the system with a telephone network 18 . In accordance with one embodiment of the present invention, the system 10 is a so-called W-CDMA cellular transceiver that both receives and transmits information.

A downlink dedicated physical channel, shown in FIG. 2 , receives dedicated physical data channel (DPDCH) 20 user data bits, such as voice data at eight kilobits per second. A channel coder 22 adds cyclic redundancy check (CRC) and tail bits to the data. The CRC aids in the detection of errors. The data is then passed through a one-third rate convolution encoder 24 which may triple the rate by adding redundancy. The data is interleaved in an interleaver 26 . An unequal repetition stage 28 may raise the data rate, for example to 32 Kbps. The data bits are multiplexed, by a multiplexer 62 , with control information from the dedicated physical control channel (DPCCH) 36 that contains control data. Control information may be pilot bits, transmit power control bits (TPC), and rate information or transmit format indicator bits (TFI).

A serial-to-parallel converter 66 converts the data and maps the data to the I and Q branches respectively. The I and Q branches are then spread to a 4.096 Mcps rate with the same orthogonal variable spreading factor (OVSF) code by the generator 74 and logic devices 68 and 78 (such as exclusive OR gates). The OVSF may have a code of 128 for example which means that the spreading code has the length of 128 chips. So for every symbol there are 128 chips (32 Kbps×128=4.096 Mcps). The OVSF code is effectively the channelization code. Next a scrambling code is applied by a generator 76 , applied through logic devices (such as exclusive OR gates 70 and 80 ), that is unique to the local base station. The I and Q branches are filtered by filters 48 and 50 and the I and Q channels are routed for summing with other forward channel's I and Q signals prior to IQ modulation.

Referring next to FIG. 3 , which shows the uplink dedicated physical channel, the 8 Kbps voice data is carried as traffic data on the DPDCH 20 . Cyclic redundancy check and tail bits are added by the codec 22 , convolutional encoded in an encoder 24 , and interleaved (in an interleaver 26 ) as described in the downlink example. The data is mapped to the I branch and then spread, for example with an OVSF code with SF=128, to reach the 4.096 Mcps rate using the generator 32 and logic gate 30 . The control data bits are mapped to the Q branch and also spread but with an OVSF code with SF=256, using generator 40 and logic gate 38 , because the control data is at 16 Kbps. A phase shift may be supplied at 42 . The branches are summed at 34 and then complex scrambled using the logic gate 44 and a generator 46 .

An effective transfer function that may be used to simultaneously reduce the ISI defects and the spectral width of a modulated digital signal may use filters 48 , 50 with square root raised cosine transfer functions at both the transmitter and receiver. For example, the pulse shaping techniques in the ETSI and IMT-2000 standards of the 3G W-CDMA system are the square-root-raised-cosine (SRRC) filter with a roll off, α, equal to 0.22 in the frequency domain at both the receiver and transmitter.

The impulse response of a raised cosine filter is given by: $$ h RC ⁡ ( t ) = ( sin ⁡ ( π ⁢   ⁢ t / T c ) π ⁢   ⁢ t / T c ) ⁢ ( cos ⁡ ( α ⁢   ⁢ π ⁢   ⁢ t ) 1 - ( 2 ⁢ α ⁢   ⁢ t / T c ) 2 ) ,

where T c is the chip duration and a is the roll off factor with α equal to or less than one and greater than or equal to zero. The raised cosine filter can be approximated using finite impulse response (FIR) filters by truncating the pulses at some multiple of T c .

The corresponding transfer function of a raised cosine filter can be obtained by taking the Fourier transform of the impulse response, and is given by: $$ H RC ⁡ ( f ) = { T C 0 ≤ &LeftBracketingBar; f &RightBracketingBar; ≤ ( 1 - α ) / 2 ⁢ T C T C 2 ⁡ [ 1 - sin ⁢ π ⁢   ⁢ T C α ⁢ ( f - 1 2 ⁢ T C ) ] ( 1 - α ) 2 ⁢ T C ≤ &LeftBracketingBar; f &RightBracketingBar; ≤ ( 1 + α ) 2 ⁢ T C 0 otherwise .

The SRRC roll off transfer function can be directly developed by using identical [H RC (ƒ)] ½ filters applied at both the transmitter and receiver to provide a matched filter in a flat fading mobile channel. The transfer function of the SRRC filter in the frequency domain is as follows: $$ H SRRC ⁡ ( f ) = { T c 0 ≤ &LeftBracketingBar; f &RightBracketingBar; ≤ ( 1 - α ) / 2 ⁢ T c T c 2 ⁡ [ 1 - sin ⁢ π ⁢   ⁢ T c α ⁢ ( f - 1 2 ⁢ T c ) ] 1 / 2 ( 1 - α ) 2 ⁢ T c ≤ &LeftBracketingBar; f &RightBracketingBar; ≤ ( 1 + α ) 2 ⁢ T c 0 otherwise .

The corresponding impulse response of a square-root-raised-cosine filter can be obtained by taking the inverse Fourier transform of the transfer function of the SRRC filter and is given by: $$ h SRRC ⁡ ( t ) = T C - 1 / 2 1 - ( 4 ⁢ α ⁢   ⁢ t / T c ) 2 ⁢ { sin ⁡ [ ( 1 - α ) ⁢ π ⁢   ⁢ t / T c ] π ⁢   ⁢ t / T c + 4 ⁢   ⁢ α π ⁢ cos ⁡ [ π ⁡ ( 1 + α ) ⁢ t / T c ] } .

The square-root-raised-cosine filter discussed so far is a continuous time filter. The square-root-raised-cosine filter may be converted from the continuous-time domain to the discrete-time domain.

A discrete-time signal is a signal defined at discrete times and thus the independent variable has discrete values. Discrete-time signals are represented as sequences of numbers.

The characteristics for effective frequency response of an SRRC filter in the continuous time domain are shown in FIG. 4 . Specifically, the SRRC filter having the characteristics illustrated in FIG. 4 has the following properties when the sampling rate F S is at 2ƒ C (where the chip rate ƒ C =1/T C ) samples per second:

1. The gain |H SRRC (jΩ)| is within ±δ 1 of unity in the frequency band $$ 0 ≤ Ω ≤ 2 ⁢   ⁢ π ⁢ ( 1 - α ) 2 ⁢ T c ,

called the passband, where Ω=2πƒ.

2. The gain is equal to δ 2 in the frequency band $$ Ω ≥ ( 1 + α ) 2 ⁢ T c

called the stopband.

3. The passband frequency is Ω p =2π(1−α)/2T C .

4. The stopband frequency is Ω S =2π(1+α)/2T C .

Referring to FIG. 4 , the fundamental frequency (FF) is equal to half of chip rate (T C /2) Thus in an example with a chip rate of 4.096 Mcps, the fundamental frequency is 2.048 MHz. In FIG. 4 , the ripple, indicated at R, has a portion L which has a value X of 3 dB below one (the normalized gain). Thus, the passband frequency 110 (Ωp) may be extended slightly into the transition band 114 to the fundamental frequency, indicated as FF in FIG. 4 , so that the ripple has a value of X below the normalized gain (equal to one). With this relationship, signals within the extended passband frequencies are not clipped off. In other words, to accurately emulate the operation of an SRRC filter using FIR filter design techniques, the criteria set forth above provides an adequate passband for a filter 48 , 50 .

The characteristics of the filters 48 , 50 are shown in FIG. 4 , where the limits of the approximation error are indicated by shaded lines. The tolerance scheme for the discrete-time SRRC filter may be the same as that of a continuous time domain filter and may be expressed as a function of normalized frequency (ω=ΩT) in the frequency range 0≦ω≦π, because the remainder specification can be inferred from symmetry properties. As a result, the passband where the magnitude of the frequency response is approximately unity, with an error of plus or minus ±δ 1 , is:

(1−δ 1 )≦|H(e jω )|≦(1+δ 1 )|ω|≦ω p .

The magnitude response of the fundamental frequency at the edge of 3 dB is given by,

|H(e jω )=(1+δ 3 dB )|ω 3 dB |=0.5π.

The other approximation band is the stopband whose magnitude response is approximately zero with an error of less than δ 2 :

|H(e jω )|≦δ 2 , ω S ≦|ω|≦π.

The filter may be designed using McClellan-Parks's method, also called equirripple approximations. Other techniques such as windowing may also be used. To meet the ETSI UMTS and IMT-2000 standard, a roll off factor of alpha equals 0.22, and δ 1 is equal to 1 dB and δ 2 is equal to 40 dB. Assuming the sampling rate F S =2ƒ C =2/T C , the parameters shown in FIG. 4 are: $$ ω p = Ω p ⁢ T = [ 2 ⁢   ⁢ π ⁡ ( 1 - α ) / 2 ⁢ T c ] ⁢ ( T c / 2 ) = π 2 ⁢ ( 1 - α ) = 0.39 ⁢   ⁢ π

and

ω 3 dB =(2π/2T C )(T C /2)=0.5π

$$ ω s = Ω s ⁢ T = [ 2 ⁢   ⁢ π ⁡ ( 1 + α ) / 2 ⁢ T c ] ⁢ ( T c / 2 ) = π 2 ⁢ ( 1 + α ) = 0.61 ⁢   ⁢ π .

Note that the stopband frequency (1+α)/2T C in the continuous-time domain is exactly equal to the half of occupied bandwidth of signals. In discrete-time domain, the edge of stopband frequency is needed to adjust a little bit to ensure that the transmitted signals are within the occupied bandwidth (ob)=ƒ C (1+α). So, the edge of stopband frequency in the discrete-time SRRC filter may equal to 99% of half of the occupied bandwidth of signals.

The spectrum output of the discrete-time SRRC filter with 40 dB in the y axis and frequency in the x axis is shown in FIG. 5. A 3 dB offset X exists at the fundamental frequency (FF), such as the fundamental frequency 2.048 for the chip rate 4.096 Mcps, as illustrated in FIG. 5 . The corresponding impulse response of the discrete-time SRRC filter is plotted in FIG. 6 . As shown in FIG. 6 |C(±j)|≠0 for j=2, 4, . . . , N where N is an even integer.

The self-convolution of the filter is the product of transmit and receive transfer functions in the discrete time domain (H(ω)=H T (ω)H R (ω)). The coefficients of the self-convolution of the filter, shown in FIG. 6 a , to reduce ISI, are |r(±j)|≅0, for j=2, 4, . . . , N where N is an even integer. A self-convolution of a function is a convolution of the function with itself. A convolution of one function with another is found by taking the product of the Fourier transforms of the two functions and untransforming the results.

The filter is an odd, symmetric, discrete-time SRRC filter with 21 filter coefficients. Table 1 lists all the coefficients of the discrete-time SRRC filter with an attenuation of 40 dB and chip-rate of 4.096:

TABLE 1
Coefficients  Value
C(0)          0.51255235431472
C(−1), C(1)   0.31568047249281
C(−2), C(2)   −0.01211631945676
C(−3), C(3)   −0.09848831128045
C(−4), C(4)   0.01080637159348
C(−5), C(5)   0.05183182705160
C(−6), C(6)   −0.00936393347915
C(−7), C(7)   −0.03054537194965
C(−8), C(8)   0.00885487544702
C(−9), C(9)   0.02971918635933
C(−10), C(10) 0.00975086960867

The UTRA standard calls for a square root of mean squared error (SRMSE) of less than 17.5%. Using the coefficients set forth above, the square root of mean squared error is 9.48%, and the mean squared error is 1.8%.

Although SRRC filters have many advantages, in some applications, the desired computations involve too much power consumption and are too computationally complex for the processors that are available in a number of applications, including cellular telephones.

The output of a 21 tap FIR SRRC filter with odd symmetric coefficients can be expressed as: $$ y ⁡ [ n ] = ∑ k = 0 20 ⁢   ⁢ C ⁡ [ n ] ⁢ x ⁡ [ n - k ] ,

and may be expanded to be: $$ y ⁡ [ n ] = ∑ k = 0 9 ⁢   ⁢ C ⁡ [ k ] ⁢ x ⁡ [ n - k ] + C ⁡ [ 10 ] ⁢ x ⁡ [ n - 10 ] + ∑ k = 0 9 ⁢   ⁢ C ⁡ [ 20 - k ] ⁢ x ⁡ [ n - 20 + k ] .

Because of the symmetrical relationship of the filter coefficients, the above equation can be reduced to the following: $$ y ⁡ [ n ] = ∑ k = 0 9 ⁢   ⁢ C ⁡ [ k ] ⁢ ( x ⁡ [ n - k ] + x ⁡ [ n - 20 + k ] ) + C ⁡ [ 10 ] ⁢ x ⁡ [ n - 10 ] .

A discrete-time SRRC filter 48 , 50 , shown in FIG. 7 , may include a plurality of delay stages 84 , a plurality of processing units 86 and an adder tree 88 . The filter may be designed to reduce the number of multiply-accumulate (MAC) operations and additions by exploiting the principles of data parallelism to implement an architecture with reduced computational complexity and reduced power consumption.

The filter coefficients C may be stored in the processing units 86 in appropriate registers therein. Each unit 86 may have two inputs, indicated as A and B, in FIG. 8 , and two outputs indicated as C and D, in accordance with one embodiment of the invention.

Each processing element 86 executes the following equation:

D =( A+B )* K.

where K is the filter coefficient stored in the processing element 86 . The output C is the input signal B passed through after one clock cycle delay. A and B are the input signals x(p)and x(20-p) for any integer p. As a result, the output signal from every processing unit 86 executes the term:

C[j ]( x[n−j]+x[n −20 +j ]) for j =0, 1, 2, . . . 9.

Summation of all these outputs from the basic processing elements 86 results in the output y(n). The outputs of the first twenty clock cycles are ignored. The result y(0) is produced in the twenty first clock cycle, y(1) is produced in the twenty second clock cycle and hence each filtered output is produced at each clock cycle thereafter. As a result, one hundred percent throughput may be achieved in one embodiment of the invention.

Referring to FIG. 9 , the adder tree 88 may include adders 100 a and 100 b for each adjacent pair of processing units 86 . The output 102 from the processing unit P 0 is passed directly to the second tier adder 104 c . Similarly, the outputs from the adders 100 in the first tier of adders are passed to adders 104 a and 104 b in the second tier of adders. A third tier of adders 106 receive the outputs from pairs of second tier adders 104 and pass through its output to a fourth tier adder 108 .

In accordance with another embodiment of the present invention, shown in FIG. 10 , instead of using the adder tree 88 to add all the outputs from the processing elements 86 , a systolic architecture is implemented wherein the products may be accumulated using an adder inside each processing element 86 a . A systolic architecture uses multiple interconnected processors, each processor doing the same operation, at a different stage of a unitary operation. In this way, the output signal may be generated for each input clock signal.

Each processing element 86 a has three input signals. The input signal p(k) is a broadcast input signal and r(k−1) and q(k−1) are the two inputs coming from the previous processing element P(k−1). Two output signals r(k) and q(k) go to the input ports of the following processing element P(k+1).

The logic circuitry for each processing element 86 a is shown in FIG. 11 , in one embodiment of the invention.

Basically, the output r(k) of the processing element P(k) is the input signal r(k−1) which is passed through to the output of the processing element 86 a after two clock delays. The clock delays may be provided by delay elements 120 and 122 which may be shift registers in one example. A register 128 in the processing element 86 a can be programmed to initialize with the corresponding filter coefficient C(k). The output q(k) is the accumulated result q(k−1)+[p(k)+r(k−1)]*C(k). The adder 124 adds the broadcast input p(k) plus the input signal r(k−1) after having been subjected to a single delay by a delay element 120 . The result of that addition is then multiplied in a multiplier 126 times the coefficient C(k) contained in the register 128 . The result of the multiplication is then added to the input signal q(k−1) in the adder 130 to produce an output q(k). If the delay resulting from the processing by adders 124 , 130 and multiplier 126 matches the delay provided by the delay element 122 , no additional synchronization may be required. However, in some embodiments, additional clocking may be provided if desired.

By using control logic, such as the multiplexers 40 and control signals, one adder can be eliminated from each processing unit, as indicated in FIG. 12 , in one embodiment of the invention. Thus, the circuit shown in FIG. 12 works like the circuit shown in FIG. 11 but the adder 130 may be eliminated. This may save cost and space in the resulting design. In this case, the multiplexers 136 , 138 and 146 provide the appropriate signals so that the adder 140 may implement two additions. That is, in a first phase, indicated as select one (SEL 1 ), the multiplexer 138 passes the signal r(k−1) (after having been delayed in a delay element 132 ) to the adder 140 . The multiplexer 136 passes the signal p(k) so that p(k) is added to r(k−1) in the adder 140 . That quantity is then multiplied by the coefficient C(k) (from the register 142 ) in the multiplier 144 .

This result may then be passed back to the multiplexer 136 which passes the signal on to the adder 140 in the phase indicated as select two (SEL 2 ). In this case, the adder 140 then adds the sum to the quantity q(k−1), which is passed by the multiplexer 138 , in the phase SEL 2 , to the adder 140 . The adder 140 does both additions. The output from the adder 140 is then passed around the multiplier 144 to the multiplexer 146 which passes that sum, in the phase two, as the output q(k).

In the embodiment shown in FIG. 12 , an additional clock signal may be used to drive the select signals SEL 1 and SEL 2 . The time period available for completing both phases is the time period of the delay element 122 . The time may be split into two separately clocked phases. Alternatively, both the rising and falling edges of one clock may be used to implement the two phases.

The discrete-time SRRC filters have the same pass band and stop band in the frequency domain regardless of the chip rate. That is, the pass band is 0.39 π and the stop band is 0.61 π regardless of the chip rate when the sample rate F S equals 2ƒ C or 2/T C . As a result, the same coefficients of the discrete-time SRRC filter can be applied to a digital sequence under four different chip rates, but multiplied by the constant equal to the square root of T C in one embodiment of the invention. This is because the magnitude of the frequency response used in the filter design is approximately unity. As a result, the computational complexities of the discrete-time SRRC filters may be significantly reduced.

Thus, the filtering operation may be expressed mathematically as $$ y ⁡ [ n ] = ∑ k = 0 M ⁢   ⁢ h ⁡ [ n ] ⁢ x ⁡ [ n - k ] ,

where the impulse response, h[n] equals C n , for n=1, 2, . . . , M and otherwise h[n] equals 0. C n is the filter coefficient. If a common multiple “k” can be established for all the filter coefficients so that a filter coefficient C j can be expressed as C j =k·C′ j , and the filtering operation may be expressed as: $$ y ⁡ [ n ] = k ⁢ ∑ k = 0 M ⁢   ⁢ C n ′ ⁢ x ⁡ [ n - k ] ,   ⁢ i . e . , y ′ ⁡ [ n ] = ∑ k = 0 M ⁢   ⁢ C n ′ ⁢ x ⁡ [ n - k ] , ⁢ where ⁢   ⁢ y ⁡ [ n ] = k * y ′ ⁡ [ n ]

Thus, the filtered output may be multiplied with a corresponding constant to achieve the filtering for a particular chip rate.

For a causal FIR filter, the discrete-time SRRC filter function has only zeros and the difference equation is given by: $$ y ⁡ [ n ] = ∑ k = 0 M ⁢   ⁢ h ⁡ [ n ] ⁢ x ⁡ [ n - k ] ,

where the impulse response h[n] equals C n , for n=1, 2, . . . , M; otherwise h[n] equals 0.

The discrete SRRC filter has symmetrical coefficients and satisfies the following condition: h[M−n]=h[n] for n=0, 1, . . . , M.

Thus, the second to the last equation may be rewritten based on the last equation, when M is an even integer, as follows: $$ y ⁡ [ n ] = ∑ k = 0 M / 2 - 1 ⁢   ⁢ h ⁡ [ n ] ⁢ ( x ⁡ [ n - k ] + x ⁡ [ n - M + k ] ) + h ⁡ [ M / 2 ] ⁢ x ⁡ [ n - M / 2 ] .

Since M is 20 and since there are 21 taps in Table 1 set forth above, the equation may be reduced to: $$ y ⁡ [ n ] = ∑ k = 0 9 ⁢   ⁢ h ⁡ [ n ] ⁢ ( x ⁡ [ n - k ] + x ⁡ [ n - 20 + k ] ) + h ⁡ [ 10 ] ⁢ x ⁡ [ n - 10 ] .

Thus, 11 coefficient multipliers rather than 21 coefficient multipliers may be utilized. In general, the coefficient vectors F 1 , F 2 , F 3 and F 4 for the chip rate 1.024 Mcps, 4.096 Mcps, 8.192 Mcps and 16.384 Mcps respectively can be written in the following form:

F 1 =( h [0 ], h [1 ], . . . , h [9 ], h [10])·γ

F 2 =( h [0 ], h [1 ], . . . , h [9 ], h [10])·β

F 3 =( h [0 ], h [1 ], . . . , h [9 ], h [10])·φ

F 4 =( h [0 ], h [1 ], . . . , h [9 ], h [10])·θ

where γ, β, φ and θ are scale values greater than zero. Those scale values are weighting factors to adjust the amplitude of impulse response for the digital SRRC filter. For a special case, the values of γ, β, φ and θ can be determined based on the equation of impulse response of a SRRC filter. If t=0, α=0.22 and T ci is the chip duration for four chip rates, then $$ h SRRC ⁡ ( 0 ) = T Ci - 1 / 2 ⁡ [ ( 1 - α ) + 4 ⁢   ⁢ α π ] = 1.0601127 · ( T Ci - 1 / 2 ) .

Therefore, we can set the relationship of γ, β, φ and θ and h SRRC (0) as follows:

C (0)γ=1.0601127 ·T C1 −½ =1.0601227·{square root over (1.024)}

C (0)β=1.0601127 ·T C2 −½ =1.0601227·{square root over (4.096)}

C (0)φ=1.0601127 ·T C3 −½ =1.0601227·{square root over (8.192)}

C (0)θ=1.0601127 ·T C4 =½ =1.0601227·{square root over (16.384)}

Since C(0)=0.51255235431472 from Table 1, then:

 γ=2.0683013·{square root over (1.024)}=φ

β=2.0683013·{square root over (4.096)}=φ·2

φ=2.0683013·{square root over (8.192)}=φ·2{square root over (2)}

θ=2.0683013·{square root over (16.384)}=φ·4

where φ=2.0683013·{square root over (1.024)}=2.092973759.

The coefficient vectors become:

F 1 =[( h ′[0 ], h ′[1 ], . . . h ′[9 ], h ′[10])]

F 2 =[( h ′[0 ], h ′[1 ], . . . h ′[9 ], h ′[10])]·2

F 3 =[( h ′[0 ], h ′[1 ], . . . h ′[9 ], h ′[10])]·2{square root over (2)}

F 4 =[( h ′[0 ], h ′[1 ], . . . h ′[9 ], h ′[10])]·4

wherein h′[i]=2.092973759h[i], for i=0, 1, . . . , 10.

An architecture for implementing an SRRC filter which is chip rate selectable, shown in FIG. 13 , includes a programmable architecture which may be preloaded to enable the filter to be selectively operated with different chip rates. The output of the SRRC filter 150 passes to a multiplexer 152 through each of four routes 154 . The route 154 a allows the filter output to pass unaffected and forms the coefficient F 1 corresponding to the chip rate of 1.024 Mcps.

The path 154 b goes through the left level shifter 156 which shifts an input signal received from the filter 150 left by two bits. This produces the coefficient F 4 which corresponds to the chip-rate of 16.384 Mcps.

The path 154 c goes to the left double shifter 158 which shifts the input signal to the left by one bit to form the coefficient F 2 . F 2 corresponds to a chip rate of 4.096 Mcps.

Finally, the path 154 d goes to a multiplier 160 which multiplies the input signal by the 2{square root over (2)} to form the coefficient F 3 corresponds to a chip rate of 8.192 Mcps.

A chip rate select signal 162 is provided to the multiplexer 152 to select one of the input signals (F 1 , F 2 , F 3 , or F 4 ) to become the output signal 164 . In this way, a constant value, based on chip rate, may be multiplied by the output of a digital SRRC filter to achieve the filter result. This is significantly simpler than multiplying the filter coefficients directly. As a result, adaptive chip rate selection may be applied to a common filter. This may decrease the memory requirements because only one SRRC filter is needed for the four chip rates. In addition, the silicon area utilized by the design may be reduced (as may be power consumption) because of the reduced number of multiplications. The architecture is programmable and hence the digital SRRC filter coefficients may be preloaded. The design may be integrated into conventional architectures used in 3G wireless communications.

Referring to FIG. 14 , a software 166 implementation of the present invention may begin by receiving a chip rate selection as indicated in block 168 . For example, in one embodiment of the present invention, the chip rate selection can be one of the four chip rates associated with the 3G standards. A multiplier is accessed which is associated with the selected chip rate as indicated in block 170 . The multiplier may be one of the multipliers, 4,2,2{square root over (2)} or 1, associated with the previously described chip rates. The filter output from the SRRC filter may then be adjusted using the multiplier as indicated in block 172 . In one embodiment of the present invention, the output of the SRRC filter is multiplied by the appropriate multiplier determined by the chip rate selection.

Referring to FIG. 15 , a system 174 for implementing a software implementation may include a processor 176 coupled to a storage device 178 . The software 166 may be stored on the storage device 178 . The processor may be coupled to mathematical calculation units 182 and an input/output device 184 . In one embodiment of the present invention, the system 174 is a digital signal processor (DSP). The input/output device 184 receives filter data 186 from the SRRC filter and the chip rate selection 188 .

While the present invention has been described with respect to a technology with four different chip rates, the present invention is applicable to technologies which may involve two or more chip rates.

While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations therefrom. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.

Claims

1. A finite impulse response filter having a selectable chip rate comprising a discrete-time square-root-raised-cosine filter and a circuit that adjusts the output of said filter based on the selected chip rate, wherein said circuit includes a multiplier that multiplies the output of the filter by a factor selected based on the selected chip rate.

2. The filter of claim 1, wherein said circuit includes a shifter which shifts the output from said filter to the left depending on the selected chip rate.

3. The filter of claim 1 wherein said circuit adjusts the filter output based on at least two chip rates, said circuit includes a multiplexer that selects one of said adjusted outputs depending on the selected chip rate.

4. The filter of claim 1 having odd symmetric coefficients.

5. The filter of claim 1 having approximately 21 coefficients.

6. The filter of claim 1 having a systolic architecture.

7. The filter of claim 1 having one output signal per input clock cycle.

8. The filter of claim 1 including a plurality of processing units, each unit including a first delay element, and a multiply-accumulate circuit.

9. The filter of claim 8 including a second delay element providing a delay approximately equal to the processing time of said multiply-accumulate circuit.

10. The filter of claim 1 including multiplying the output of said filter by factors of the two times square root of two.

11. A wide band code division multiple access transceiver having a selectable chip rate comprising:an analog processing section; and a digital processing section coupled to said analog processing section, said digital processing section including a finite impulse response filter and a circuit that adjust the filter output depending on the selected chip rate of said transceiver, wherein said filter includes a multiplier that multiplies the output of the filter by a factor selected based on the selected chip rate.

12. The transceiver of claim 11 wherein said circuit includes a shifter which shifts the output from said filter to the left depending on the selected chip rate.

13. The transceiver of claim 12 wherein the filter adjusts the filter output based on at least two chip rates, said circuit include a multiplexer that selects one of said adjusted outputs depending on the selected chip rate.

14. The transceiver of claim 13 wherein the self-convolution of the filter has coefficients approximately equal to zero for even integer sample numbers.

15. The transceiver of claim 11 wherein said filter has approximately 21 filter coefficients.

16. The transceiver of claim 11 wherein said filter includes a plurality of processing units, each unit including a first delay element and a multiply-accumulate circuit.

17. The transceiver of claim 16 including a second delay element providing a delay approximately equal to the processing time of said multiply-accumulate circuit.

18. The transceiver of claim 17 wherein said filter having one output signal per input clock cycle.

19. The transceiver of claim 11 including multiplying the output of said filter by factors of the two times square root of two.

20. A method of implementing a code division multiple access receiver comprising:receiving a code division multiple access signal; selectively filtering said signal depending on the chip rate of said receiver; and multiplying the filter output by a factor dependent on the selected chip rate.

21. The method of claim 20 including left shifting bits from the filter output based on the selected chip rate.

22. The method of claim 20 further including adjusting the filter output based on at least two chip rates to form two adjusted signals and selecting one of said adjusted signals based on the selected chip rate.

23. The method of claim 22 including multiplying the filter output by a factor of the two times square root of two.

24. An article comprising a medium for storing instructions that cause a processor-based system to:receive a code division multiple access signal; selectively filter said signal depending on the chip rate of said receiver; and multiply the filter output by a factor dependent on the selected chip rate.

25. The article of claim 24 further storing instructions that cause a processor-based system to shift bits from said filter output based on the selected chip rate.

26. The article of claim 24 further storing instructions that cause a processor-based system to multiply said filter output by a factor of two times the square root of 2.