The present invention relates to digital circuits, and in particular, to a circuit and method for adjusting a digitally controlled oscillator.
DCO 101 receives a control signal of N-bits and may provide a carrier signal having a frequency f1 to receiver mixer 103 and to transmitter mixer 104. DCO 101 uses the digital control signal (N-bits) to adjust the frequency f1.
When the frequency f1 drifts or may otherwise require adjustment, the DCO 101 may be adjusted to provide a carrier signal having a new frequency and/or frequency adjustment. DCO control bits adjust the frequency of the DCO 101 in discrete steps and a minimum step of frequency may represent the smallest change of frequency f1.
The minimum step may be limited by the minimum capacitor values which may be switched internal to DCO 101. The minimum step may cause a disruption, such as glitches, in the processing of the signal within IF/baseband processor 102 or in a subsequent stage. For example, in FM (frequency modulation) demodulation of an audio signal, these glitches may cause clicking sounds from a speaker.
Embodiments of the present invention improve digital frequency adjustment. In one embodiment, the present invention includes a method of generating an oscillating signal at different frequencies, the method comprising configuring a digitally controlled oscillator to generate the oscillating signal at a first frequency, and configuring the digitally controlled oscillator to transition from the first frequency to a second frequency during a transition time period, the second frequency being different than the first frequency. During the transition time period, the digitally controlled oscillator activates the second frequency and deactivates the first frequency during a plurality of time intervals. The time intervals for activating the second frequency and deactivating the first frequency successively increase from a beginning of the transition time period to an end of the transition time period.
In one embodiment, the time intervals are increased based on a linear ramp.
In one embodiment, the time intervals are generated in response to a pulse width modulated signal.
In one embodiment, the method further comprises generating a transition signal and converting the transition signal into a bit stream to configure the digitally controlled oscillator to activate and deactivate the first frequency and the second frequency.
In one embodiment, the transition signal is a digital signal that successively increases from a first value to a second value.
In one embodiment, converting the transition signal into a bit stream comprises processing the digital signal in a sigma-delta modulator.
In one embodiment, configuring the digitally controlled oscillator to transition includes generating a bit stream, wherein the bit stream comprises pulse width modulated data corresponding to a transition signal, and wherein a selection between a first code corresponding to the first frequency and a second code corresponding to the second frequency is responsive to the bit stream.
In one embodiment, the present invention includes an electronic circuit comprising a digital controlled oscillator for generating an oscillating signal and a transition controller coupled to the digitally controlled oscillator. The transition controller configures the digitally controlled oscillator to generate the oscillating signal at a first frequency and transitions the oscillating signal from the first frequency to a second frequency during a transition time period, where the second frequency is different than the first frequency. During the transition time period, the digitally controlled oscillator activates the second frequency and deactivates the first frequency during a plurality of time intervals, where the time intervals for activating the second frequency and deactivating the first frequency successively increase from a beginning of the transition time period to an end of the transition time period.
In one embodiment, the transition controller includes a digital signal generator to provide a linear ramp to increase the time intervals.
In one embodiment, the transition controller includes a modulator to provide a pulse width modulated signal, where the time intervals are generated in response to the pulse width modulated signal.
In one embodiment, the transition controller comprises a digital signal generator to provide a transition signal and a converter to convert the transition signal into a bit stream to configure the digitally controlled oscillator to activate and deactivate the first frequency and the second frequency.
In one embodiment, the converter is a sigma delta modulator to convert the transition signal into a bit stream.
In one embodiment, the transition signal is a digital signal that successively increases from a first value to a second value.
In one embodiment, the transition controller generates a bit stream to configure the digitally controlled oscillator to transition, where the bit stream comprises pulse width modulated data corresponding to a transition signal, and a selection between a first code corresponding to the first frequency and a second code corresponding to the second frequency is responsive to the bit stream.
In one embodiment, the present invention includes a communication system comprising an amplifier to amplify a radio frequency signal, a mixer to demodulate the radio frequency signal, a digital controlled oscillator to provide an oscillating signal to the mixer, and a transition controller coupled to the digitally controlled oscillator. The transition controller configures the digitally controlled oscillator to generate the oscillating signal at a first frequency and transitions the oscillating signal from the first frequency to the second frequency during a transition time period, the second frequency being different than the first frequency, wherein during the transition time period, the digitally controlled oscillator activates the second frequency and deactivates the first frequency during a plurality of time intervals, and wherein the time intervals for activating the second frequency and deactivating the first frequency successively increase from a beginning of the transition time period to an end of the transition time period.
The following detailed description and accompanying drawings provide a detailed description of the present invention.
Described herein are techniques for adjusting a digitally controlled oscillator. In the following description, for purposes of explanation, numerous examples and specific details are set forth in order to provide a thorough understanding of the present invention. It will be evident, however, to one skilled in the art that the present invention as defined by the claims may include some or all of the features in these examples alone or in combination with other features described below, and may further include modifications and equivalents of the features and concepts described herein.
As shown in the timing diagram 310, the first frequency is deactivated and the second frequency is activated for time intervals t1, t2, t3, . . . , tN−2, tN−1, tN. The time intervals successively increase from the beginning of transition period 311 to the end of the transition period 311. For example, during time interval t1, the transition controller may deactivate the first frequency (i.e., the frequency of the signal before the transition) and activate the second frequency (i.e., the frequency of the signal after the transition). Initially, the time interval when the first frequency is deactivated and the second frequency is activated is small. Accordingly, the average frequency is approximately the first frequency. However, as the transition period 311 progresses, the time intervals increase. Accordingly, toward the end of the transition period 311, the time interval when the first frequency is deactivated and the second frequency is activated is large. Accordingly, the average frequency is approximately the second frequency. Features and advantages of the present invention include transitioning from one frequency to another by successively increasing the time intervals as described above, thereby resulting in a smoother frequency transition than would be obtained with a step increase between the two frequencies. The intervals may increase according to a variety of techniques. In one embodiment, the intervals may be increased based on a transition signal such as a linear ramp, for example. As described below, different transition signals may be used. In one embodiment, the time period from the beginning one time interval to the beginning of the next time interval may be constant across the entire transition period, as in some pulse code modulated systems (e.g., tint1 may be the same as time period tint(N−1)). Therefore, the time intervals (e.g. t1, t2, etc. . . . ) may correspond to transition signal which has been pulse width modulated as described in more detail below.
Portion 331 indicates approximately where audio signal waveform 330 is perturbed by the transition signal waveform 320, and audio signal waveform 330 moves an additional amount 332. The amount of perturbation of the audio signal waveform 330 may be further reduced by altering the transition signal waveform 320 as indicated by alternative transition signal waveform 324 (shown by dashed line). Alternative transition signal waveform 324 may be associated with a higher order equation such as arctangent, for example. The time intervals of
Transition signal generator 401 generates transition signals. For example, the transition signal may be a linear ramp, an arctangent, or a combination of mathematical equations that produce a smooth transition from a first level to a second level. The transition signal generator 401 may generate a digital signal corresponding to a continuous transitional waveform. The transition signal may be a digital signal that successively increases from a first initial value to a second final value with a plurality of intermediate values. In this case, the first value may correspond to a first frequency and the second value may correspond to a second frequency. In one embodiment, the transition signal generator 401 is a counter, for example.
Modulator 402 modulates the transition signal provided by transition signal generator 401. Modulator 402 may be a pulse width modulator (PWM) such as a sigma-delta converter, for example. Modulator 402 may convert the transition signal into a bit stream to configure DCO 404 to activate and deactivate the first and second frequencies. The duration of the pulse widths may correspond to time intervals which activate/deactivate the first and second frequencies.
Control signal generator 403 receives the modulated signal from modulator 402 and provides control signals to configure DCO 404 to transition from one frequency to another frequency. Control signal generator 403 may provide a first control word to configure DCO 404 to a first frequency and a second control word to configure DCO 404 to a second frequency. The modulated transition signal may be used to select between the first control word and the second control word during a transition period. The modulated transition signal may provide a smooth transition between the first frequency and the second frequency.
Transition signal generator 501 provides a digital signal. The duration of the transition period may be programmed such that the rate of the transition may be controlled. Modulator 502 modulates the digital signal from transition signal generator 501. Modulator 501 may be a first or higher order sigma-delta converter. A summation node 504 receives the 16 bit transition signal, subtracts the 16 bit output of quantizer 506, and adds the result of accumulator 505. This produces a 32 bit error signal for the input of the accumulator 505. Accumulator 505 functions as a digital integrator to a 32 bit error signal from summation node 504. Accumulator 505 provides an integration of the error signal to quantizer 506. The accumulator 505 provides a sign bit output to multiplexer 503.
Modulator 502 converts the transition signal from transition signal generator 501 into a bit stream. The sign bit of accumulator 505 is a sigma-delta modulated bit stream of the transition signal. Multiplexer 503 may use this bit stream to select between control words associated with the change of frequency.
Multiplexer 503 selects between two control words at input A and input B. Control word Xn may correspond to a signal from DCO having a frequency fn and control word Xn+1 may correspond to a signal from DCO having frequency fn+1. The modulated signal from modulator 502 provides a pulse width modulated signal corresponding to a smooth transition between frequency fn and frequency fn+1.
In one implementation, transition signal generator 602 generates a bit stream based on transition data 606. The transition data 606 may be predetermined to provide pulse width modulated data corresponding to a minimum frequency change. The transition data may include pulse width modulated data corresponding to an increasing (e.g., A to B) transitional waveform and a pulse width modulated data corresponding to a decreasing (B to A) transitional waveform (as described above). In one implementation, rather than generating the modulated data from a transition signal, the bit stream is stored in memory and provided to the multiplexer 604 when needed for a transition.
Control circuit 601 may determine the succession of digital words provided by digital word generator 603. For example, digital word generator 603 may also be a memory for storing digital words to be coupled to DCO 605 through multiplexer 604 as described above to transition between frequencies. Control circuit 601 may also determine the transition data 606 which may be used to transition between the digital word provided at input A of multiplexer 604 and the digital word provided at input B of multiplexer 604. The transition signal generator 602 uses transition data 606 to provide a bit stream to multiplexer 604.
Multiplexer 604 switches between digital words A and B to provide successive digital words to DCO 605 based on the bit stream provided by transition signal generator 602. A selection between digital word Xn corresponding to frequency fn and digital word Xn+1 corresponding to the next successive frequency fn+1 may be responsive to the bit stream. Configuring DCO 605 to transition may include transition signal generator 602 generating the bit stream to provide the time intervals corresponding to the activation/deactivation of frequencies fn+1 and fn (as discussed above in regard to
The above description illustrates various embodiments of the present invention along with examples of how aspects of the present invention may be implemented. The above examples and embodiments should not be deemed to be the only embodiments, and are presented to illustrate the flexibility and advantages of the present invention as defined by the following claims. For example, one or more steps of methods or processes discussed above may be performed in a different order (or concurrently) and still achieve desirable results. Based on the above disclosure and the following claims, other arrangements, embodiments, implementations and equivalents may be employed without departing from the scope of the invention as defined by the claims.
This application claims the benefit of U.S. Provisional Application No. 61/076,461, filed Jun. 27, 2008, the disclosure of which is incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
5347234 | Gersbach et al. | Sep 1994 | A |
5634207 | Yamaji et al. | May 1997 | A |
5847616 | Ng et al. | Dec 1998 | A |
5995819 | Yamaji et al. | Nov 1999 | A |
6167245 | Welland et al. | Dec 2000 | A |
6285262 | Kuriyama | Sep 2001 | B1 |
6438364 | Waite | Aug 2002 | B1 |
6452458 | Tanimoto | Sep 2002 | B1 |
6509777 | Razavi et al. | Jan 2003 | B2 |
6535037 | Maligeorgos | Mar 2003 | B2 |
6650195 | Brunn et al. | Nov 2003 | B1 |
6741846 | Welland et al. | May 2004 | B1 |
6816718 | Yan et al. | Nov 2004 | B2 |
7139540 | Wu et al. | Nov 2006 | B2 |
7212798 | Adams et al. | May 2007 | B1 |
7286009 | Andersen et al. | Oct 2007 | B2 |
7298183 | Mirzaei et al. | Nov 2007 | B2 |
7310023 | Cha et al. | Dec 2007 | B2 |
7319849 | Womac | Jan 2008 | B2 |
7395040 | Behzad | Jul 2008 | B2 |
7616935 | Fernandez-Corbaton et al. | Nov 2009 | B2 |
7656205 | Chen et al. | Feb 2010 | B2 |
7672645 | Kilpatrick et al. | Mar 2010 | B2 |
7689190 | Kerth et al. | Mar 2010 | B2 |
8077652 | Thesling | Dec 2011 | B2 |
8081038 | Lee et al. | Dec 2011 | B2 |
8139670 | Son et al. | Mar 2012 | B1 |
20030148750 | Yan et al. | Aug 2003 | A1 |
20040198297 | Oh et al. | Oct 2004 | A1 |
20050064840 | Heydari et al. | Mar 2005 | A1 |
20050090218 | Ishida et al. | Apr 2005 | A1 |
20060049880 | Rein et al. | Mar 2006 | A1 |
20060114044 | Mintchev et al. | Jun 2006 | A1 |
20060128347 | Piriyapoksombut et al. | Jun 2006 | A1 |
20060223474 | Yoshizaki et al. | Oct 2006 | A1 |
20070077908 | Vorenkamp et al. | Apr 2007 | A1 |
20070142080 | Tanaka et al. | Jun 2007 | A1 |
20070173286 | Carter et al. | Jul 2007 | A1 |
20070200622 | Filoramo et al. | Aug 2007 | A1 |
20070202814 | Ono et al. | Aug 2007 | A1 |
20070264959 | Carrez | Nov 2007 | A1 |
20080045162 | Rofougaran et al. | Feb 2008 | A1 |
20080111639 | Ryckaert et al. | May 2008 | A1 |
20080261552 | Chung | Oct 2008 | A1 |
20080272818 | Ko | Nov 2008 | A1 |
20090143043 | Yoshizaki et al. | Jun 2009 | A1 |
20090280762 | Park et al. | Nov 2009 | A1 |
20090312056 | Drugge et al. | Dec 2009 | A1 |
20100052796 | Menkhoff | Mar 2010 | A1 |
20100080319 | Blocher et al. | Apr 2010 | A1 |
20100283654 | Waheed et al. | Nov 2010 | A1 |
20110053522 | Rofougaran et al. | Mar 2011 | A1 |
20120025921 | Yang et al. | Feb 2012 | A1 |
20130057344 | Touzard et al. | Mar 2013 | A1 |
Entry |
---|
“Non-Final Office Action”, U.S. Appl. No. 12/358,955, Aug. 20, 2012, 33 pages. |
“Final Office Action”, U.S. Appl. No. 12/358,955, Mar. 18, 2013, 12 pages. |
“Final Office Action”, U.S. Appl. No. 12/358,955, (Feb. 17, 2012), 26 pages. |
“Non-Final Office Action”, U.S. Appl. No. 12/235,333, (Jun. 28, 2011), 16 pages. |
“Non-Final Office Action”, U.S. Appl. No. 12/358,955, (Sep. 6, 2011), 24 pages. |
“Notice of Allowance”, U.S. Appl. No. 12/235,333, (Nov. 15, 2011), 5 pages. |
Mazzanti, et al., “Analysis and Design of Injection-Locked LC Dividers Quadrature Generation”, IEEE Journal of Solid-State Circuits, vol. 39, No. 9, (Sep. 2004), pp. 1425-1433. |
“Notice of Allowance”, U.S. Appl. No. 12/358,955, Jul. 1, 2013, 8 pages. |
Number | Date | Country | |
---|---|---|---|
61076461 | Jun 2008 | US |