Circuit interrupter with optical connection

Information

  • Patent Grant
  • 10985548
  • Patent Number
    10,985,548
  • Date Filed
    Monday, October 1, 2018
    5 years ago
  • Date Issued
    Tuesday, April 20, 2021
    3 years ago
Abstract
Circuit interrupter positioned between supply circuit and load circuit includes fault detection circuit that senses wave forms to the load circuit, fault processing circuit that detects presence of fault and generates fault output signal when fault detected, and control circuit switch connected to fault processing signal output, wherein control circuit switch is opened by presence of fault output signal, thus isolating load circuit from supply circuit. Preferably fault processing circuit and control circuit are optically linked, such that when fault is detected, control circuit switch is opened by optical fault output signal, thus isolating load circuit from the supply circuit. Circuit interrupter may couple another circuit interrupter via power distribution control unit, optionally manageable remotely via automated control interface.
Description
FIELD OF INVENTION

The invention relates to circuit interrupters, and particularly, to optically coupled circuit interrupters.


BACKGROUND OF INVENTION

A conventional circuit interrupter serves to interrupt power connections to electrical loads. However, conventional circuit interrupters, particularly those designed using electro-mechanical relays with air gaps, suffer unreliable operation due to various environmental interferences, for example, from oxidation, dust, dirt and other physical interferences. There is a need, therefore, for an improved circuit interrupter solution characterized by arc-free and fast switching.


Background publications on solid state circuit interrupters include U.S. Pat. No. 4,245,184 wherein a mechanical toggle control switch is included. U.S. Pat. No. 7,633,727 teaches band pass filters cooperating with a current sensor. U.S. Pat. No. 7,948,719 discloses a solid state device and a control for opening the circuit functioning as a protection switch. U.S. Pat. No. 9,774,182 discloses a solid state series switch positioned between a high voltage, direct current bus and a high voltage DC power source wherein the series switch is configured to establish an open circuit upon receiving an electrical signal. Additional background materials are found in U.S. Pat. Nos. 4,245,185; 6,167,329; 6,788,512; 8,718,830; 9,774,182; 6,141,197; U.S.20080204950; U.S.20100091418; U.S.20100156369; U.S.20100244730; U.S.20100320840; U.S.20130066478; U.S.20130253898; U.S.20140085940; U.S.20150097430; U.S.20160294179; and U.S.20170256934; all cited background literature is incorporated herein in its entirety by reference. The literature contains no suggestion or reference to the use of optical coupling in a circuit interrupter.


SUMMARY

In an exemplary embodiment, a circuit interrupter positioned between a supply circuit and a load circuit comprises fault detection and over-current demand circuits for sensing wave forms to the load circuit, a fault processing circuit for detecting presence of faults and generating fault output signals when a fault is detected, and a control circuit switch connected to fault processing signal output, wherein control circuit switch is opened by presence of fault output signal, thus isolating load circuit from supply circuit. Optionally, fault processing circuit and control circuit are optically linked, such that when fault is detected, control circuit switch is opened by optical fault output signal, thus isolating load circuit from the supply circuit. A circuit interrupter may couple with one or more circuit interrupters via power distribution control unit, optionally manageable remotely via automated control interface. In some embodiments a circuit interrupter may be remotely directed to open circuit or close circuit via communication from a power distribution network in communication with an automated control interface.





BRIEF DESCRIPTION OF FIGURES


FIGS. 1A, 1B, and 1C schematically illustrate prior art circuit interrupters.



FIG. 2 schematically illustrates a solid-state circuit interrupter according to one or more aspects of the present invention.



FIG. 3 schematically illustrates a solid-state circuit interrupter according to one or more aspects of the present invention.



FIG. 4 schematically illustrates a solid-state circuit interrupter according to one or more aspects of the present invention.



FIG. 5 schematically illustrates a solid-state circuit interrupter according to one or more aspects of the present invention.





DETAILED DESCRIPTION

A circuit interrupter positioned between a supply circuit and a load circuit includes a fault detection circuit that senses wave forms to the load circuit, a fault processing circuit that detects the presence of a fault and generates a fault output signal when a fault detected, and a control circuit switch connected to the fault processing circuit, wherein the control circuit switch is activated in response to the fault output signal, thus isolating the load circuit from the supply circuit.


In some embodiments, a circuit interrupter is optically linked to a control circuit, such that when a fault is detected, an optical control circuit switch of the circuit interrupter is activated by an optical signal, thus isolating load circuit from the supply circuit.


A circuit interrupter can be coupled to another circuit interrupter via a power distribution control unit, wherein the power distribution control unit may be configured, optionally, to be managed remotely via automated control interface.



FIGS. 1A, 1B, and 1C schematically illustrate various embodiments of the prior art, none of which have an optical coupling. FIG. 2 is one example of a double pole, single throw circuit interrupter. FIG. 3 is one example of a double pole, single throw circuit interrupter with a “pseudo air gap switch” (alternatively referred to as an “Amber crowbar”). FIG. 4 is one example of a single pole, single throw circuit interrupter. FIG. 5 is one example of a double pole, double throw circuit interrupter.


As used herein, a fault detection circuit sensing waveforms includes the ability to sense over-current conditions, over-voltage conditions, including ground-fault and arc-fault conditions, and then signal which condition is faulting. In addition, when the control circuit switch is opened by the presence of a fault processing signal output thus isolating the load circuit from the supply circuit in some embodiments the control circuit is not isolated from the supply circuit. In the embodiments where a constant optical signal is required, the control circuit is not isolated from the supply circuit when the optical signal is not present. One knowledgeable in the art understands the need for and why a lock-out/tag-out capability is required.



FIG. 1A schematically illustrates a simple power controller. In this art, power is controlled by the controller 110 which controls a TRIAC 105. When released by the source 100, the controller 110 may allow the power through by activating the TRIAC 105 or not, thus allowing power to flow to load 115 or not.



FIG. 1B schematically illustrates a circuit interrupter in which the controller 110 controls the flow of electricity by controlling two solid state bipolar junction transistors 135 and 140 through a connection to the base terminals of the bipolar junction transistors 135 and 140. These two power BJT's 135 and 140 allow for the power from source 100 to flow through them to power the load circuit 115. Each BJT 135 and 140 has a diode connected in parallel with it, wherein the BJT 135 is connected in parallel with diode 125, and the BJT 140 is connected in parallel with diode 130.



FIG. 1C schematically illustrates a circuit interrupter which utilizes two power MOSFETs 145 and 150. Here, the power flows from the source 100 through the MOSFET 145 when the controller turns the MOSFET 145 on and the wave is in the positive part of its cycle. The wave then moves through the diode 130 and the power is then transferred to the load 115. In the negative part of the power cycle, the controller 110 turns the MOSFET 150 on so that power will flow through the MOSFET 150 and the diode 125. The diodes 125 and 130 in FIG. 1C represent internal parasitic diodes of the MOSFETs 145 and 150, respectively, and are illustrated to show functionality. Diodes may also be physically added, but doing so is unneeded.



FIG. 2 schematically illustrates an exemplary embodiment of a Double Pole Single Throw circuit interrupter. FIG. 2 illustrates an AC source 200, two power MOSFETs 220 and 250 which are connected to respective controllers 230 and 240, a load 270, and two diodes 210 and 260 which represent internal parasitic diodes of the MOSFETs 220 and 250, respectively.


The embodiment features two controllers 230 and 240 which control the configuration of the circuit on either the positive or negative part of the wave emanating from the power source 200. On the positive part of the wave, the controller 230 sends a signal to the gate of the power MOSFET 220 turning the MOSFET 220 on. The wave travels through the MOSFET 220, through the load circuit 270 and returns to the source through the diode 260. On the negative part of the wave, the controller 240 turns the MOSFET 250 on through its gate. The wave then travels through the MOSFET 250, through the load circuit 270, and returns to the source 200 through the diode 210. FIG. 2 illustrates a method to greatly reduce the current flowing to the load but does not reduce the current flowing to load to 0. A true air gap circuit by definition would reduce the current to load to 0, therefore there is a need for improvement to the double pole single throw circuit.



FIG. 3 schematically illustrates a solid-state circuit interrupter which is similar to FIG. 2, but which further includes a pseudo airgap switch circuit (or the “Amber Crowbar”) which is placed between the load and the double pole single throw circuit. The basic function of the pseudo airgap switch circuit is to short (or shunt) the load circuit 365 when the double pole single throw circuit is off, thus allowing any signal to bypass the load circuit 365 and protecting the load circuit 365 by reducing the current (e.g., leakage current) to the load to zero when the double pole single throw circuit is off. This improvement makes the solid-state power device have a true airgap without the introduction of electromechanical devices. The pseudo airgap switch circuit comprises a controller 355 which controls two power MOSFETs 340 and 360. When a problematic wave seeks to enter the load circuit, the “Amber Crowbar” circuit activates. On the positive wave cycle, the MOSFET 340 is activated by the controller 355. The wave passes through the MOSFET 340 and diode 350 and returns to the source 300 safely avoiding the load circuit 365. On the negative cycle, the MOSFET 360 is activated by the controller 355. The wave passes through the MOSFET 360 and diode 345 and returns to the source 300 safely avoiding the load circuit 365. As in other embodiments discussed herein, the diodes 345 and 350 represent internal parasitic diodes of the respective MOSFETs 340 and 360, but can include actual diode components, although doing so is redundant.


In some embodiments, a circuit interrupter is positioned between a supply circuit and a load circuit comprises a fault detection circuit sensing wave forms to the load circuit; a fault processing circuit for detecting the presence of a fault and generating a fault output signal when a fault is detected; and a control circuit switch connected to the fault processing signal output wherein the control circuit switch is opened by the presence of the fault output signal thus isolating the load circuit from the supply circuit; optionally a circuit interrupter has a fault processing circuit and the control circuit optically linked such that when a fault is detected the control circuit switch is opened by the optical fault output signal thus isolating the load circuit from the supply circuit; optionally a circuit interrupter is coupled to another circuit interrupter via a power distribution control unit; optionally a circuit interrupter comprises a power distribution control unit manageable remotely via an automated control interface.


In some embodiments a circuit interrupter positioned between a supply circuit and a load circuit comprises a fault detection circuit sensing wave forms to the load circuit; a fault processing circuit for detecting the presence of a fault and generating an optical fault output signal when a fault is detected; and a control circuit switch optically connected to the fault processing signal output wherein the switch is opened by the presence of the fault output signal isolating the load circuit from the supply circuit; optionally, a circuit interrupter is coupled to another circuit interrupter via a power distribution control unit; optionally, a circuit interrupter is coupled to a power distribution control unit manageable remotely via an automated control interface.


In some embodiments a circuit interrupter method comprises the steps of sensing by a fault detection circuit wave forms to a load circuit; of detecting by a fault processing circuit presence of a fault; and of generating by the fault processing circuit an optical fault output signal when a fault is detected; wherein a control circuit switch is optically connected to the fault processing signal output, such that the switch is opened by the presence of the fault output signal isolating the load circuit from a supply circuit; optionally, the step of coupling to another circuit interrupter via a power distribution control unit; optionally, the power distribution control unit is manageable remotely via an automated control interface.


In some embodiments a circuit interrupter positioned between a supply circuit and a load circuit comprises a fault detection circuit sensing wave forms to the load circuit; a fault processing circuit for detecting the presence of a fault and generating a fault output signal when a fault is detected; and wherein the fault processing circuit and the control circuit must be optically linked for continuous operation such that when a fault is detected the control circuit switch is opened by the absence of an optical signal thus isolating the load circuit from the supply circuit; optionally, a circuit interrupter comprises a fault processing circuit and control circuit optically linked but physically separated from each other such that a physical object may be inserted between them blocking the optical link; optionally, a circuit interrupter comprises a physical object is a portion of a lock-out/tag-out mechanism that is configured to render the circuit interrupter in a state wherein current can not flow from the supply circuit to the load circuit.


In some embodiments an apparatus comprises a plurality of circuit interrupters, each positioned between a supply circuit and a load circuit wherein the apparatus comprises a power distribution control unit and is manageable remotely via an automated control interface.



FIG. 4 schematically illustrates a solid-state circuit interrupter according to an exemplary embodiment. For example, FIG. 4 illustrates an exemplary embodiment for implementing a controller as shown in the embodiments of FIGS. 2 and 3. In the exemplary embodiment of FIG. 4, the control block comprises a source connection 400, a load 460, MOSFETS 425 and 455, internal parasitic diodes 475 and 480 of the MOSFETs 425 and 455, respectively, two diodes 405 and 420, a voltage reference that is generated by a Zener diode 470 and a capacitor 430. Additionally, there are 4 resistors 410, 415, 465 and 435. An operational amplifier 440 is connected to a BJT 445 which is mirrored to an optically controlled phototransistor 450 all of which control the operation of the MOSFET 425 and MOSFET 455. FIG. 5 schematically illustrates a solid-state circuit interrupter according to another exemplary embodiment. For example, FIG. 5 illustrates another exemplary embodiment for implementing a controller as shown in the embodiments of FIGS. 2 and 3. The embodiment of FIG. 5 comprises 4 diodes 510, 520, 570 and 597, two MOSFETs 525 and 575, a BJT 540, and a phototransistor 545. The embodiment of FIG. 5 further comprises two Zener diodes 555 and 590 that are connected in parallel with respective capacitors 560 and 585, to provide clamping circuits that generate voltage references to drive the MOSFETs 525 and 575. Finally, there is an operational amplifier 535 which functions as a controller for the BJT 540. Additionally, one embodiment may include a programable chip inside of the controller for further control over the power functions.


The controller's main function is to convert AC power to DC by using of switching. This process starts with the configuration of the controller by applying a photo source to phototransistor 545. The optical signal (denoted by the arrows directed to the phototransistor 545) can enter through a device such as a connected fiber optics cable, but other methods and devices work as well. Optionally, the phototransistor 545 can be replaced by a more typical power BJT, but the preferred embodiment includes the phototransistor 545.


When turned on, the optical transistor 545 stays on until the rest of the controller is set. Essentially, the phototransistor 545 begins an initialization state for a few cycles of applied AC power around a few hundred milliseconds, but this can be tuned for faster or slower startup speeds. With the addition of an optional control block, the optical transistor 545 can be used as a means for control of the controller or other added function with use of control blocks.


This process starts with the AC source 500 emitting power. On the positive part of the cycle, the wave travels to the first node marked 505. Then, the wave enters the diode 510 and passes over resistor 515. Next, the wave begins to charge the capacitor 585 and Zener diode 590 pair after passing over resistor 580. This pair functions as a gate driver which will turn the power MOSFET 575 on for the next cycle. On the negative part of the first cycle, the wave passes over the diode 570 and the resistor 565 to charge the Zener diode 555 and the capacitor 560 pair, which like the other pair functions as a gate source driver to drive the power MOSFET 525. Additionally, this negative part of the wave enters the comparator 535 serving as the V− for proper comparator function.


The next cycle begins with each of the power MOSFETS 525 and 575 turned on. The positive cycle of the wave is first. Here, the wave passes through the MOSFET 525 and then across the resistor 530. The voltage across the resistor 530 is measured by the comparator 535. If the voltage closest to the MOSFET is less than the voltage of that at the rightmost end of the resistor 530, the comparator 535 turns on and effectively clamps the circuit by turning on the BJT 540, resulting in shunting the current away from the load and deactivating the MOSFET 525. If the wave is not shunted, then it begins entering the load 595. The wave then exits the load 595 and enters the anode of the diode 597 and exits the cathode and returns to the source 500.


On the negative part of the wave, the wave passes through the MOSFET 575, enters the load 595, and then exits it. Then, the wave enters the anode of diode 520 exits the cathode and returns to the source.


The overall function of the circuit allows for controlled delivery of power to the load 595 with control along the way by means of the operational amplifier 535 and the phototransistor 545.


Foregoing descriptions of specific embodiments of the invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed. Modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to explain the principles and the application of the invention, thereby enabling others skilled in the art to utilize the invention in its various embodiments and modifications according to the particular purpose contemplated. The scope of the invention is intended to be defined by the claims appended hereto and their equivalents.

Claims
  • 1. A circuit interrupter comprising: a solid-state switch serially connected between a line input terminal and a load output terminal of the circuit interrupter, and configured to be placed in one of (i) a switched-on state to provide an electrical connection in an electrical path between the line input terminal and the load output terminal, and (ii) a switched-off state;switch control circuitry configured to control the solid-state switch, wherein the switch control circuitry comprises:a driver circuit configured to generate a drive voltage using current drawn from an input power source applied to the line input terminal of the circuit interrupter, wherein the drive voltage is applied to a control input of the solid-state switch to place the solid-state switch in the switched-on state;a fault detection circuit configured to (i) sense a voltage level across a sense resistor which is serially connected with the solid-state switch in the electrical path between the line input terminal and the load output terminal and (ii) generate a fault output signal in response to detecting a fault condition based on the sensed voltage level across the sense resistor;a control switch connected to the fault detection circuit and configured to place the solid-state switch in the switched-off state, in response to the fault output signal generated by the fault detection circuit; andan optical switch configured to place the solid-state switch in the switched-off state, in response to an optical control signal applied to the optical switch.
  • 2. The circuit interrupter of claim 1, wherein said circuit interrupter is coupled to at least one other circuit interrupter via a power distribution control unit.
  • 3. The circuit interrupter of claim 2, wherein the power distribution control unit is configured to be managed remotely via an automated control interface.
  • 4. The circuit interrupter of claim 1, wherein the solid-state switch comprises a first MOSFET switch and a second MOSFET switch serially connected between the line input terminal and the load output terminal of the circuit interrupter, wherein the sense resistor is serially connected between the first and second MOSFET switches.
  • 5. The circuit interrupter of claim 1, wherein the driver circuit comprises a voltage clamping circuit configured to generate the drive voltage to drive the solid-state switch.
  • 6. The circuit interrupter of claim 5, wherein the clamping circuit comprises a capacitor and a Zener diode connected in parallel.
  • 7. The circuit interrupter of claim 1, wherein the fault detection circuit comprises an operational amplifier having first and second input terminals connected across the sense resistor, and an output terminal connected to the control switch.
  • 8. The circuit interrupter of claim 7, wherein the control switch comprises a bipolar junction transistor device having a base terminal connected to the output terminal of the operational amplifier.
  • 9. The circuit interrupter of claim 1, wherein the optical switch comprises a phototransistor device.
  • 10. The circuit interrupter of claim 1, further comprising an isolation circuit which is configured to shunt leakage current away from a load circuit connected to the circuit interrupter, when the solid-state switch is in the switched-off state.
  • 11. A method, comprising: controlling a solid-state switch, which is serially connected between a line input terminal and a load output terminal of a circuit interrupter, to place the solid-state switch in one of (i) a switched-on state to provide an electrical connection in an electrical path between the line input terminal and the load output terminal of the circuit interrupter, and (ii) a switched-off state;wherein controlling the solid-state switch comprises: generating a drive voltage using current drawn from an input power source applied to the line input terminal of the circuit interrupter;applying the drive voltage to a control input of the solid-state switch to place the solid-state switch in the switched-on state;sensing a voltage level across a sense resistor which is serially connected with the solid-state switch in the electrical path between the line input terminal and the load output terminal;generating a fault output signal in response to detecting a fault condition based on the sensed voltage level across the sense resistor; andplacing the solid-state switch in the switched-off state, in response to generating the fault output signal; andwherein controlling the solid switch further comprises: applying an optical control signal to activate an optical switch of the circuit interrupter; andplacing the solid-state switch in the switched-off state, in response to the activation of the optical switch.
  • 12. The method of claim 11, wherein generating the drive voltage using current drawn from the input power source applied to the line input terminal of the circuit interrupter comprises charging a clamping circuit to generate the drive voltage to drive the solid-state switch.
  • 13. The method of claim 11, wherein: sensing the voltage level across the sense resistor comprises applying the sensed voltage level across first and second input terminals of an operational amplifier; andgenerating the fault output signal comprises the operational amplifier generating the fault output signal and outputting the fault output signal, in response to detecting a fault condition based on the sensed voltage level across the sense resistor.
  • 14. The method of claim 11, wherein placing the solid-state switch in the switched-off state, in response to generating the fault output signal, comprises activating a control switch in response to the fault output signal, wherein activation of the control switch results in deactivation of the solid-state switch.
  • 15. The method of claim 11, further comprising activating an isolation circuit to shunt leakage current away from a load circuit connected to the circuit interrupter, in response to solid-state switch being placed in the switched-off state.
  • 16. A circuit interrupter, comprising: a first solid-state switch serially connected between a first line input terminal and a first load output terminal of the circuit interrupter, and configured to be placed in one of (i) a switched-on state to provide an electrical connection in a first electrical path between the first line input terminal and the first load output terminal, and (ii) a switched-off state;a second solid-state switch serially connected between a second line input terminal and a second load output terminal of the circuit interrupter, and configured to be placed in one of (i) a switched-on state to provide an electrical connection in a second electrical path between the second line input terminal and the second load output terminal, and (ii) a switched-off state;switch control circuitry configured to control the first and second solid-state switches, wherein the switch control circuitry comprises:a first driver circuit configured to generate a first drive voltage using current drawn from an input power source applied to the first and second line input terminals of the circuit interrupter, wherein the first drive voltage is applied to a control input of the first solid-state switch to place the first solid-state switch in the switched-on state;a second driver circuit configured to generate a second drive voltage using current drawn from the input power source applied to the first and second line input terminals of the circuit interrupter, wherein the second drive voltage is applied to a control input of the second solid-state switch to place the second solid-state switch in the switched-on state;a fault detection circuit configured to (i) sense a voltage level across a sense resistor which is serially connected with the first solid-state switch in the first electrical path between the first line input terminal and the first load output terminal and (ii) generate a fault output signal in response to detecting a fault condition based on the sensed voltage level across the sense resistor;a control switch connected to the fault detection circuit and configured to place the solid-state switch in the switched-off state, in response to the fault output signal generated by the fault detection circuit; andan optical switch configured to place the first solid-state switch in the switched-off state, in response to an optical control signal applied to the optical switch.
  • 17. The circuit interrupter of claim 16, wherein the fault detection circuit comprises an operational amplifier having first and second input terminals connected across the sense resistor, and an output terminal connected to the control switch.
  • 18. The circuit interrupter of claim 17, wherein the control switch comprises a bipolar junction transistor device having a base terminal connected to the output terminal of the operational amplifier.
  • 19. The circuit interrupter of claim 16, wherein the optical switch comprises a phototransistor device.
  • 20. The circuit interrupter of claim 16, further comprising an isolation circuit which is configured to shunt leakage current away from a load circuit connected to the circuit interrupter, when at least the first solid-state switch is in the switched-off state.
US Referenced Citations (284)
Number Name Date Kind
3638102 Pelka Jan 1972 A
3777253 Callan Dec 1973 A
4074345 Ackermann Feb 1978 A
4127895 Krueger Nov 1978 A
4245148 Gisske et al. Jan 1981 A
4245184 Billings et al. Jan 1981 A
4245185 Mitchell et al. Jan 1981 A
4257081 Sauer et al. Mar 1981 A
4466071 Russell, Jr. Aug 1984 A
4487458 Janutka Dec 1984 A
4581540 Guajardo Apr 1986 A
4631625 Alexander et al. Dec 1986 A
4636907 Howell Jan 1987 A
4649302 Damiano et al. Mar 1987 A
4653084 Ahuja Mar 1987 A
4682061 Donovan Jul 1987 A
4685046 Sanders Aug 1987 A
4760293 Hebenstreit Jul 1988 A
4766281 Buhler Aug 1988 A
4812995 Girgis et al. Mar 1989 A
4888504 Kinzer Dec 1989 A
5121282 White Jun 1992 A
5276737 Micali Jan 1994 A
5307257 Fukushima Apr 1994 A
5371646 Biegelmeier Dec 1994 A
5410745 Friesen et al. Apr 1995 A
5559656 Chokhawala Sep 1996 A
5646514 Tsunetsugu Jul 1997 A
5654880 Brkovic et al. Aug 1997 A
5731732 Williams Mar 1998 A
5793596 Jordan et al. Aug 1998 A
5796274 Willis et al. Aug 1998 A
5870009 Serpinet et al. Feb 1999 A
5933305 Schmalz et al. Aug 1999 A
6081123 Kasbarian et al. Jun 2000 A
6111494 Fischer et al. Aug 2000 A
6115267 Herbert Sep 2000 A
6141197 Kim et al. Oct 2000 A
6160689 Stolzenberg Dec 2000 A
6167329 Engel et al. Dec 2000 A
6169391 Lei Jan 2001 B1
6188203 Rice et al. Feb 2001 B1
6369554 Aram Apr 2002 B1
6483290 Hemminger et al. Nov 2002 B1
6515434 Biebl Feb 2003 B1
6538906 Ke et al. Mar 2003 B1
6756998 Bilger Jun 2004 B1
6788512 Vicente et al. Sep 2004 B2
6813720 Leblanc Nov 2004 B2
6839208 Macbeth et al. Jan 2005 B2
6843680 Gorman Jan 2005 B2
6906476 Beatenbough et al. Jun 2005 B1
6984988 Yamamoto Jan 2006 B2
7045723 Projkovski May 2006 B1
7053626 Monter et al. May 2006 B2
7110225 Hick Sep 2006 B1
7164238 Kazanov et al. Jan 2007 B2
7297603 Robb et al. Nov 2007 B2
7304828 Shvartsman Dec 2007 B1
D558683 Pape et al. Jan 2008 S
7319574 Engel Jan 2008 B2
D568253 Gorman May 2008 S
7367121 Gorman May 2008 B1
7586285 Gunji Sep 2009 B2
7595680 Morita et al. Sep 2009 B2
7610616 Masuouka et al. Oct 2009 B2
7633727 Zhou et al. Dec 2009 B2
7643256 Wright et al. Jan 2010 B2
7693670 Durling et al. Apr 2010 B2
7729147 Wong et al. Jun 2010 B1
7731403 Lynam et al. Jun 2010 B2
7746677 Unkrich Jun 2010 B2
7821023 Yuan et al. Oct 2010 B2
D638355 Chen May 2011 S
7936279 Tang et al. May 2011 B2
7948719 Xu May 2011 B2
8124888 Etemad-Moghadam et al. Feb 2012 B2
8374729 Chapel et al. Feb 2013 B2
8463453 Parsons, Jr. Jun 2013 B2
8482885 Billingsley et al. Jul 2013 B2
8560134 Lee Oct 2013 B1
8649883 Lu et al. Feb 2014 B2
8664886 Ostrovsky Mar 2014 B2
8717720 DeBoer May 2014 B2
8718830 Smith May 2014 B2
8781637 Eaves Jul 2014 B2
8817441 Callanan Aug 2014 B2
8890371 Gotou Nov 2014 B2
D720295 Dodal et al. Dec 2014 S
8947838 Yamai et al. Feb 2015 B2
9055641 Shteynberg et al. Jun 2015 B2
9287792 Telefus et al. Mar 2016 B2
9325516 Pera et al. Apr 2016 B2
9366702 Steele et al. Jun 2016 B2
9439318 Chen Sep 2016 B2
9443845 Stafanov et al. Sep 2016 B1
9502832 Ullahkhan et al. Nov 2016 B1
9509083 Yang Nov 2016 B2
9515560 Telefus et al. Dec 2016 B1
9577420 Ostrovsky et al. Feb 2017 B2
9621053 Telefus Apr 2017 B1
9774182 Phillips Sep 2017 B2
9836243 Chanler et al. Dec 2017 B1
D814424 DeCosta Apr 2018 S
9965007 Amelio et al. May 2018 B2
9990786 Ziraknejad Jun 2018 B1
9991633 Robinet Jun 2018 B2
10072942 Wootton et al. Sep 2018 B2
10101716 Kim Oct 2018 B2
10187944 MacAdam et al. Jan 2019 B2
10469077 Telefus et al. Nov 2019 B2
D879056 Telefus Mar 2020 S
D881144 Telefus Apr 2020 S
10615713 Telefus et al. Apr 2020 B2
10756662 Steiner et al. Aug 2020 B2
10812072 Telefus et al. Oct 2020 B2
10812282 Telefus et al. Oct 2020 B2
10819336 Telefus et al. Oct 2020 B2
20020109487 Telefus et al. Aug 2002 A1
20030052544 Yamamoto et al. Mar 2003 A1
20030151865 Maio Aug 2003 A1
20040032756 Van Den Bossche Feb 2004 A1
20040251884 Steffie et al. Dec 2004 A1
20050162139 Hirst Jul 2005 A1
20050185353 Rasmussen et al. Aug 2005 A1
20060285366 Radecker et al. Dec 2006 A1
20070008747 Soldano et al. Jan 2007 A1
20070143826 Sastry et al. Jun 2007 A1
20070159745 Berberich et al. Jul 2007 A1
20070188025 Keagy et al. Aug 2007 A1
20070236152 Davis et al. Oct 2007 A1
20080136581 Heilman et al. Jun 2008 A1
20080151444 Upton Jun 2008 A1
20080180866 Wong Jul 2008 A1
20080204950 Zhou et al. Aug 2008 A1
20080253153 Wu et al. Oct 2008 A1
20080281472 Podgorny et al. Nov 2008 A1
20090067201 Cai Mar 2009 A1
20090168273 Yu et al. Jul 2009 A1
20090203355 Clark Aug 2009 A1
20090213629 Liu et al. Aug 2009 A1
20090284385 Tang et al. Nov 2009 A1
20100091418 Xu Apr 2010 A1
20100145479 Griffiths Jun 2010 A1
20100156369 Kularatna et al. Jun 2010 A1
20100188054 Asakura et al. Jul 2010 A1
20100231135 Hum et al. Sep 2010 A1
20100231373 Romp Sep 2010 A1
20100244730 Nerone Sep 2010 A1
20100261373 Roneker Oct 2010 A1
20100284207 Watanabe et al. Nov 2010 A1
20100320840 Fridberg Dec 2010 A1
20110062936 Bartelous Mar 2011 A1
20110121752 Newman, Jr. et al. May 2011 A1
20110156610 Ostrovsky et al. Jun 2011 A1
20110273103 Hong Nov 2011 A1
20110292703 Cuk Dec 2011 A1
20110301894 Sanderford, Jr. Dec 2011 A1
20110305054 Yamagiwa et al. Dec 2011 A1
20110307447 Sabaa et al. Dec 2011 A1
20120026632 Acharya et al. Feb 2012 A1
20120089266 Tomimbang et al. Apr 2012 A1
20120095605 Tran Apr 2012 A1
20120133289 Hum et al. May 2012 A1
20120275076 Shono Nov 2012 A1
20130051102 Huang et al. Feb 2013 A1
20130057247 Russell et al. Mar 2013 A1
20130066478 Smith Mar 2013 A1
20130088160 Chai et al. Apr 2013 A1
20130119958 Gasperi May 2013 A1
20130170261 Lee et al. Jul 2013 A1
20130253898 Meagher et al. Sep 2013 A1
20130261821 Lu et al. Oct 2013 A1
20130300534 Myllymaki Nov 2013 A1
20130329331 Erger et al. Dec 2013 A1
20140043732 McKay et al. Feb 2014 A1
20140067137 Amelio et al. Mar 2014 A1
20140074730 Arensmeier et al. Mar 2014 A1
20140085940 Lee et al. Mar 2014 A1
20140096272 Makofsky et al. Apr 2014 A1
20140097809 Follic et al. Apr 2014 A1
20140159593 Chu et al. Jun 2014 A1
20140246926 Cruz et al. Sep 2014 A1
20140266698 Hall et al. Sep 2014 A1
20140268935 Chiang Sep 2014 A1
20140276753 Wham et al. Sep 2014 A1
20150042274 Kim et al. Feb 2015 A1
20150055261 Lubicki Feb 2015 A1
20150097430 Scruggs Apr 2015 A1
20150155789 Freeman et al. Jun 2015 A1
20150180469 Kim Jun 2015 A1
20150256355 Pera et al. Sep 2015 A1
20150256665 Pera et al. Sep 2015 A1
20150282223 Wang et al. Oct 2015 A1
20150309521 Pan Oct 2015 A1
20150317326 Bandarupalli et al. Nov 2015 A1
20150355649 Ovadia Dec 2015 A1
20150362927 Giorgi Dec 2015 A1
20160018800 Gettings et al. Jan 2016 A1
20160035159 Ganapathy Achari et al. Feb 2016 A1
20160057841 Lenig Feb 2016 A1
20160069933 Cook et al. Mar 2016 A1
20160077746 Muth et al. Mar 2016 A1
20160110154 Qureshi et al. Apr 2016 A1
20160126031 Wootton et al. May 2016 A1
20160181941 Gratton et al. Jun 2016 A1
20160195864 Kim Jul 2016 A1
20160247799 Stafanov et al. Aug 2016 A1
20160277528 Guilaume et al. Sep 2016 A1
20160294179 Kennedy et al. Oct 2016 A1
20160360586 Yang et al. Dec 2016 A1
20160374134 Kweon et al. Dec 2016 A1
20170004948 Leyh Jan 2017 A1
20170019969 O'Neil et al. Jan 2017 A1
20170026194 Vijayrao et al. Jan 2017 A1
20170033942 Koeninger Feb 2017 A1
20170063225 Guo et al. Mar 2017 A1
20170099647 Shah et al. Apr 2017 A1
20170170730 Sugiura Jun 2017 A1
20170171802 Hou et al. Jun 2017 A1
20170179946 Turvey Jun 2017 A1
20170195130 Landow et al. Jul 2017 A1
20170212653 Kanojia et al. Jul 2017 A1
20170230193 Apte et al. Aug 2017 A1
20170244241 Wilson Aug 2017 A1
20170256934 Kennedy et al. Sep 2017 A1
20170277709 Strauss et al. Sep 2017 A1
20170314743 Del Castillo et al. Nov 2017 A1
20170322049 Wootton et al. Nov 2017 A1
20170338809 Stefanov et al. Nov 2017 A1
20170347415 Cho et al. Nov 2017 A1
20170366950 Abron Dec 2017 A1
20180054862 Takagimoto et al. Feb 2018 A1
20180061158 Greene Mar 2018 A1
20180146369 Kennedy, Jr. May 2018 A1
20180174076 Fukami Jun 2018 A1
20180196094 Fishburn et al. Jul 2018 A1
20180201302 Sonoda et al. Jul 2018 A1
20180254959 Mantyjarvi et al. Sep 2018 A1
20180285198 Dantkale et al. Oct 2018 A1
20180287802 Brickell Oct 2018 A1
20180301006 Flint et al. Oct 2018 A1
20180307609 Qiang et al. Oct 2018 A1
20180342329 Rufo et al. Nov 2018 A1
20180359039 Daoura et al. Dec 2018 A1
20180359223 Maier et al. Dec 2018 A1
20190003855 Wootton et al. Jan 2019 A1
20190020477 Antonatos et al. Jan 2019 A1
20190028869 Kaliner Jan 2019 A1
20190036928 Meriac et al. Jan 2019 A1
20190050903 DeWitt et al. Feb 2019 A1
20190052174 Gong Feb 2019 A1
20190068716 Lauer Feb 2019 A1
20190086979 Kao et al. Mar 2019 A1
20190104138 Storms et al. Apr 2019 A1
20190140640 Telefus et al. May 2019 A1
20190165691 Telefus et al. May 2019 A1
20190207375 Telefus et al. Jul 2019 A1
20190238060 Telefus et al. Aug 2019 A1
20190245457 Telefus et al. Aug 2019 A1
20190253243 Zimmerman et al. Aug 2019 A1
20190268176 Pognant Aug 2019 A1
20190280887 Telefus et al. Sep 2019 A1
20190306953 Joyce et al. Oct 2019 A1
20190334999 Ryhorchuk et al. Oct 2019 A1
20190355014 Gerber Nov 2019 A1
20200007126 Telefus et al. Jan 2020 A1
20200014301 Telefus Jan 2020 A1
20200014379 Telefus Jan 2020 A1
20200044883 Telefus et al. Feb 2020 A1
20200052607 Telefus et al. Feb 2020 A1
20200053100 Jakobsson Feb 2020 A1
20200106259 Telefus Apr 2020 A1
20200106260 Telefus Apr 2020 A1
20200106637 Jakobsson Apr 2020 A1
20200120202 Jakobsson et al. Apr 2020 A1
20200145247 Jakobsson May 2020 A1
20200153245 Jakobsson et al. May 2020 A1
20200159960 Jakobsson May 2020 A1
20200196110 Jakobsson Jun 2020 A1
20200196412 Telefus et al. Jun 2020 A1
20200275266 Jakobsson Aug 2020 A1
20200287537 Telefus et al. Sep 2020 A1
20200328694 Telefus et al. Oct 2020 A1
Foreign Referenced Citations (23)
Number Date Country
0016646 Oct 1980 EP
0398026 Nov 1990 EP
2560063 Feb 2013 EP
2458699 Sep 2009 GB
06-053779 Feb 1994 JP
2013230034 Nov 2013 JP
2014030355 Feb 2014 JP
2010110951 Sep 2010 WO
2016010529 Jan 2016 WO
2016110833 Jul 2016 WO
2017196571 Nov 2017 WO
2017196572 Nov 2017 WO
2017196649 Nov 2017 WO
2018075726 Apr 2018 WO
2018080604 May 2018 WO
2018080614 May 2018 WO
2018081619 May 2018 WO
2018081619 May 2018 WO
2019133110 Jul 2019 WO
2020014158 Jan 2020 WO
2020014161 Jan 2020 WO
2020072516 Apr 2020 WO
2020131977 Jun 2020 WO
Non-Patent Literature Citations (59)
Entry
PCT/US19/54102, WO, Feb. 10, 2020, International Search Report and Written Opinion.
PCT/US19/67004, WO, Apr. 16, 2020, International Search Report and Written Opinion.
F. Stajano et al., “The Resurrecting Duckling: Security Issues for Ad-hoc Wireless Networks,” International Workshop on Security Protocols, 1999, 11 pages.
L. Sweeney, “Simple Demographics Often Identify People Uniquely,” Carnegie Mellon University, Data Privacy Working Paper 3, 2000, 34 pages.
A. Narayanan et al., “Robust De-anonymization of Large Sparse Datasets,” IEEE Symposium on Security and Privacy, May 2008, 15 pages.
M. Alahmad et al., “Non-Intrusive Electrical Load Monitoring and Profiling Methods for Applications in Energy Management Systems,” IEEE Long Island Systems, Applications and Technology Conference, 2011, 7 pages.
K. Yang et al. “Series Arc Fault Detection Algorithm Based on Autoregressive Bispecturm Analysis,” Algorithms, vol. 8, Oct. 16, 2015, pp. 929-950.
J.-E. Park et al., “Design on Topologies for High Efficiency Two-Stage AC-DC Converter,” 2012 IEEE 7th International Power Electronics and Motion Control Conference—ECCE Asia, Jun. 2-5, 2012, China, 6 pages.
S. Cuk, “98% Efficient Single-Stage AC/DC Converter Topologies,” Power Electronics Europe, Issue 4, 2011, 6 pages.
E. Carvou et al., “Electrical Arc Characterization for Ac-Arc Fault Applications,” 2009 Proceedings of the 55th IEEE Holm Conference on Electrical Contacts, IEEE Explore Oct. 9, 2009, 6 pages.
C. Restrepo, “Arc Fault Detection and Discrimination Methods,” 2007 Proceedings of the 53rd IEEE Holm Conference on Electrical Contacts, IEEE Explore Sep. 24, 2007, 8 pages.
K. Eguchi et al., “Design of a Charge-Pump Type AC-DC Converter for RF-ID Tags,” 2006 International on Communications and Information Technologies, F4D-3, IEEE, 2006, 4 pages.
A. Ayari et al., “Active Power Measurement Comparison Between Analog and Digital Methods,” International Conference on Electrical Engineering and Software Applications, 2013, 6 pages.
G. D. Gregory et al., “The Arc-Fault Circuit Interrupter, an Emerging Product,” IEEE, 1998, 8 pages.
U.S. Appl. No. 16/720,446 filed in the name of Mark Telefus et al. Dec. 19, 2019, and entitled “Intelligent Circuit Breakers.”
U.S. Appl. No. 16/720,485 filed in the name of Mark Telefus et al. Dec. 19, 2019, and entitled “Intelligent Circuit Breakers with Air-Gap and Solid-State Switches.”
U.S. Appl. No. 16/720,506 filed in the name of Mark Telefus et al. Dec. 19, 2019, and entitled “Intelligent Circuit Breakers with Solid-State Bidirectional Switches.”
U.S. Appl. No. 16/720,533 filed in the name of Mark Telefus et al. Dec. 19, 2019, and entitled“Intelligent Circuit Breakers with Detection Circuitry Configured to Detect Fault Conditions.”
U.S. Appl. No. 16/720,583 filed in the name of Mark Telefus et al. Dec. 19, 2019, and entitled “Intelligent Circuit Breakers with Visual Indicators to Provide Operational Status.”
U.S. Appl. No. 16/871,869 filed in the name of Bjorn Markus Jakobsson May 11, 2020, and entitled “Privacy Control and Enhancements for Distributed Networks.”
U.S. Appl. No. 62/892,883 filed in the name of Bjorn Markus Jakobsson et al. Aug. 28, 2019, and entitled “Privacy and the Management of Permissions.”
U.S. Appl. No. 62/900,951 filed in the name of Bjorn Markus Jakobsson et al. Sep. 16, 2019, and entitled “Performance, Privacy and Permissions.”
U.S. Appl. No. 62/963,230 filed in the name of Bjorn Markus Jakobsson Jan. 20, 2020, and entitled “Infrastructure Support to Enhance Resource-Constrained Device Capabilities.”
U.S. Appl. No. 62/964,078 filed in the name of Mark Telefus et al. Jan. 21, 2020, and entitled “Intelligent Power Receptacle with Arc Fault Circuit Interruption.”
PCT/US20/33421, WO, Sep. 30, 2020, International Search Report and Written Opinion.
D. Irwin et al., “Exploiting Home Automation Protocols for Load Monitoring in Smart Buildings,” BuildSys '11: Proceedings of the Third ACM Workshop on Embedded Sensing Systems for Energy-Efficiency in Buildings, Nov. 2011, 6 pages.
B. Mrazovac et al., “Towards Ubiquitous Smart Outlets for Safety and Energetic Efficiency of Home Electric Appliances,” 2011 IEEE International Conference on Consumer Electronics, Berlin, German, Sep. 6-8, 2011, 5 pages.
J. K. Becker et al., “Tracking Anonymized Bluetooth Devices,” Proceedings on Privacy Enhancing Technologies, vol. 3, 2019, pp. 50-65.
H. Siadati et al., “Mind your SMSes: Mitigating Social Engineering in Second Factor Authentication,” Computers & Security, vol. 65, Mar. 2017, 12 pages.
S. Jerde, “The New York Times Can Now Predict Your Emotions and Motivations After Reading a Story,” https://www.adweek.com/tv-video/the-new-york-times-can-now-predict-your-emotions-and-motivations-after-reading-a-story/, Apr. 29, 2019, 3 pages.
K. Mowery et al., “Pixel Perfect: Fingerprinting Canvas in HTML5,” Proceedings of W2SP, 2012, 12 pages.
S. Kamkar, “Evercookie,” https://samy.pl/evercookie/, Oct. 11, 2010, 5 pages.
M. K. Franklin et al., “Fair Exchange with a Semi-Trusted Third Party,” Association for Computing Machinery, 1997, 6 pages.
J. Camenisch et al., “Digital Payment Systems with Passive Anonymity-Revoking Trustees,” Journal of Computer Security, vol. 5, No. 1, 1997, 11 pages.
L. Coney et al., “Towards a Privacy Measurement Criterion for Voting Systems,” Proceedings of the 2005 National Conference on Digital Government Research, 2005, 2 pages.
L. Sweeney, “k-anonymity: A Model for Protecting Privacy,” International Journal of Uncertainty, Fuzziness and Knowledge-Based Systems, vol. 1, No. 5, 2002, 14 pages.
C. Dwork, “Differential Privacy,” Encyclopedia of Cryptography and Security, 2011, 12 pages.
A. P. Felt et al., “Android Permissions: User Attention, Comprehension, and Behavior,” Symposium on Usable Privacy and Security, Jul. 11-13, 2012, 14 pages.
S. Von Solms et al., “On Blind Signatures and Perfect Crimes,” Computers & Security, vol. 11, No. 6, 1992, 3 pages.
R. Wyden, “Wyden Releases Discussion Draft of Legislation to Provide Real Protections for Americans' Privacy,” https://www.wyden.senate.gov/news/press-releases/wyden-releases-discussion-draft-of-legislation-to-provide-real-protections-for-americans-privacy, Nov. 1, 2018, 3 pages.
M. Rubio, “Rubio Introduces Privacy Bill to Protect Consumers While Promoting Innovation,” https://www.rubio.senate.gov/public/index.cfm/2019/1/rubio-introduces-privacy-bill-to-protect-consumers-while-promoting-innovation#:%7E:text=Washingt%E2%80%A6, Jan. 16, 2019, 2 pages.
C. Dwork et al., “Differential Privacy and Robust Statistics,” 41st ACM Symposium on Theory of Computing, 2009, 10 pages.
J. Camenisch et al., “Compact E-Cash,” Eurocrypt, vol. 3494, 2005, pp. 302-321.
D. L. Chaum, “Untraceable Electronic Mail, Return Addresses, and Digital Pseudonyms,” Communications of the ACM, vol. 24, No. 2, Feb. 1981, pp. 84-88.
J. Camenisch et al., “An Efficient System for Nontransferable Anonymous Credentials With Optional Anonymity Revocation,” International Conference on the Theory and Application of Cryptographic Techniques, May 6-10, 2001, 30 pages.
M. K. Reiter et al., “Crowds: Anonymity for Web Transactions,” ACM Transactions on Information and System Security, vol. 1, 1997, 23 pages.
I. Clarke et al., “Freenet: A Distributed Anonymous Information Storage and Retrieval System,” International Workshop on Designing Privacy Enhanching Technologies: Design Issues in Anonymity and Unobservability, 2001, 21 pages.
P. Golle et al., “Universal Re-encryption for Mixnets,” Lecture Notes in Computer Science, Feb. 2004, 15 pages.
Y. Lindell et al., “Multiparty Computation for Privacy Preserving Data Mining,” Journal of Privacy and Confidentiality, May 6, 2008, 39 pages.
J. Hollan et al., “Distributed Cognition: Toward a New Foundation for Human-Computer Interaction Research,” ACM Transactions on Computer-Human Interaction, vol. 7, No. 2, Jun. 2000, pp. 174-196.
A. Adams et al., “Users are Not the Enemy,” Communications of the ACM, Dec. 1999, 6 pages.
A. Morton et al., “Privacy is a Process, Not a Pet: a Theory for Effective Privacy Practice,” Proceedings of the 2012 New Security Paradigms Workshop, Sep. 2012, 18 pages.
G. D. Abowd et al., “Charting Past, Present and Future Research in Ubiquitous Computing,” ACM Transactions on Computer-Human Interaction, vol. 7, No. 1, Mar. 2000, pp. 29-58.
W. Mason et al., “Conducting Behavioral Research on Amazon's Mechanical Turk,” Behavior Research Methods, Jun. 2011, 23 pages.
G. M. Gray et al., “Dealing with the Dangers of Fear: The Role of Risk Communication,” Health Affairs, Nov. 2002, 11 pages.
U.S. Appl. No. 17/005,949 filed in the name of Bjorn Markus Jakobsson et al. Aug. 28, 2020, and entitled “Privacy and the Management of Permissions.”
U.S. Appl. No. 17/032,759 filed in the name of Mark D. Telefus et al. Sep. 25, 2020, and entitled “AC-Driven Light-Emitting Diode Systems.”
U.S. Appl. No. 63/064,399 filed in the name of Mark Telefus et al. Aug. 11, 2020, and entitled “Energy Traffic Monitoring and Control System.”
U.S. Appl. No. 17/047,613 filed in the name of Mark Telefus et al. Oct. 14, 2020, and entitled “Intelligent Circuit Breakers.”
Related Publications (1)
Number Date Country
20200106259 A1 Apr 2020 US