Claims
- 1. An apparatus comprising:a circuit switched switching system including: an input which receives data including first data in a first sequence and second data in a second sequence; a first memory coupled to the input and which stores the first data; a second memory coupled to the input and which stores the second data; a third memory coupled to the first and second memories and which stores a permutation list, such that the first memory reads out the first data in a third sequence in accordance with the permutation list, the second memory reads out the second data in a fourth sequence in accordance with the permutation list; and an output coupled to the first and second memories which outputs the first data in the third sequence and the second data in the fourth sequence, wherein the first data is provided from the input to the first memory during a first cycle and the second data is provided from the input to the second memory during a second cycle different from the first cycle, the circuit switched switching system being configured such that the first data is read out from the first memory during the second cycle and the second data is read out from the second memory during the first cycle.
- 2. The apparatus of claim 1, wherein the circuit switched switching system further includes:a first buffer coupled between the first memory and the input; and a second buffer coupled between the second memory and the input.
- 3. An apparatus comprising:a circuit switched switching system including: a first counter which generates a first plurality of addresses in a first sequence; a first memory coupled to the first counter and which writes first data in locations of the first memory in accordance with the first plurality of addresses in the first sequence; and a second memory coupled to the first memory and which stores the first plurality of addresses, and which reads out the first plurality of addresses from the second memory in a second sequence different from the first sequence, such that the first memory reads out the first data in accordance with the first plurality of addresses in the second sequence; wherein the circuit switched switching system further includes: a second counter which generates a second plurality of addresses in a third sequence; a third memory coupled to the second counter and which writes second data in locations of the third memory in accordance with the second plurality of addresses in the third sequence; and a fourth memory coupled to the third memory and which stores the second plurality of addresses, and which reads out the second plurality of addresses from the fourth memory in a fourth sequence different from the third sequence, such that the third memory reads out the second data in accordance with the second plurality of addresses in the fourth sequence.
- 4. The apparatus of claim 3, wherein the circuit switched switching system further includes a time multiplexed space switch having an output port and coupled to the first and third memories, the time multiplexed space switch having an output port and coupled to the first and third memories, such that the time multiplexed space switch receives the first and second data as read out from the first and third memories and outputs at least a portion of the first and second data at the output port, the second and fourth sequences being selected so as to minimize contention between the first and second data at the output port of the time multiplexed space switch.
Parent Case Info
This application is a continuing application of U.S. patent application Ser. No. 08/783,388, filed Jan. 13, 1997, now U.S. Pat. No. 5,978,370.
US Referenced Citations (11)
Continuations (1)
|
Number |
Date |
Country |
Parent |
08/783388 |
Jan 1997 |
US |
Child |
09/338661 |
|
US |