The present invention relates to a circuit system, and a method of controlling power management of such a circuit system.
Several circuits, many times called platforms due to their complex implementation of functions into a complex electronic building block, can be integrated into a circuit system, such as an embedded system, powered by a battery. These platforms may normally be developed with the intention of being the only platform in an embedded system. Therefore a platform normally has a standalone Power Management Integrated Circuit, PMIC, powered directly from a battery and powering all parts of the platform and handling the start up and shut down sequence of the power levels of the platform.
When more than one platform is integrated into an embedded system there can be two or more PMICs, each one powering the parts of its platform.
The platforms may communicate with each other through a communication bus controlled by software. One of the platforms may act as a power master and thereby is the first to start up, then starting up the other platform(s) and finally ordering the other platform(s) to shut down through a communication bus.
The approach of managing power through the communication bus may cause one or more issues, depending on the reason for shutting down. If the shut down is due to low battery and the power master shuts down first due to local settings in that platform, the other platforms may be left in undesired states. If the shut down is for saving power, the communication bus approach can be slow and/or power consuming such that less power is saved, and in worst case, the bus approach will not work at all if the power master shuts down too fast such that there is no time for software operated to shut down via the bus at all. Other issues may also occur due to compatibility issues between the platforms. It is therefore an object to provide an approach for power management that is less sensitive to such effects.
The inventor has found that when the platforms are developed with the intention of being the only platform in the embedded system, each platform in the embedded system may have a battery sensor which will shut down all the parts of the platform if the supply voltage of the battery drops below a predefined threshold. Since the platforms have independent sensors this might occur at different battery voltage levels.
The inventor has found that if a slave platform shuts down first there is usually no problem since the master will be able to hand le this situation with software. However if the master shuts down first, the software of the master will not be able to initiate a shut down command to the slave platform(s) and therefore the slave platform(s) will continue to be active, causing undesirable side effects.
The inventor has found that the master platform might also be shut down due to other reasons than low battery voltage, such as a hardware circuit forcing the platform to shut off if the user presses a forced shut down key or other hardware triggered events. Also in these cases the software of the master may not be able to initiate a shut down command to the slave platform(s) and therefore the slave platform(s) will continue to be active, causing undesirable side effects.
The invention is based on the above elucidated observations by the inventor, who got the idea to implement a low power hardware mechanism that will automatically manipulate a battery sensor of the slave platform(s) and cause the slave platform(s) to shut down right after the master platform has shut down. This is done by temporarily forcing the voltage to the battery sensor of the slave platform(s) to drop if an internal voltage of the master platform goes low. The inventor also has realized that this approach is usable for selectably controlling shut down of slave platform(s).
According to a first aspect, there is provided a circuit system comprising a master circuitry; at least one slave circuitry which has a battery sensor for checking battery status of a power supply battery and a shut down mechanism for controlled shut down upon detection of low battery by the battery sensor; and a battery sensor manipulation circuit controlled by the master circuitry. The battery sensor manipulation circuit is arranged to manipulate sensed battery status for the battery sensor of at least one of the at least one slave circuitry to force the controlled shut down of the at least one of the at least one slave circuitry upon provision of a shut down control signal from the master circuitry.
The battery sensor manipulation circuit may comprise a first resistor connected between the power supply battery and the battery sensor. The first resistor has a resistance that is lower than the impedance of the battery sensor. Here, the first resistor preferably is significantly lower than the impedance of the battery sensor, e.g. with a ratio of 1 to 100 or higher. The battery sensor manipulation circuit may have a first current valve connected between the battery sensor and a low voltage point such that the current valve pulls the voltage of the battery sensor low upon provision of a manipulation control signal based on the shut down control signal from the master circuitry. The low voltage point may be ground or a negative supply voltage. Alternatively, the battery sensor manipulation circuit may comprise a logical gate controlled by a manipulation control signal based on the shut down control signal from the master circuitry. The logical gate may be a NOT gate, i.e. a logical inverter circuit, or a level shifter.
The battery sensor manipulation circuit may further comprise a signal provision circuit comprising a second resistor and a second current valve connected in series between the supply battery and a low voltage point such that the second current valve pulls the voltage of the signal, provided between the second resistor and the second current valve, low upon provision of a high voltage from the master circuitry, and the signal is high upon provision of a low voltage from the master circuitry; and a signal high pass filter fed by the signal and outputting the manipulation control signal. The voltage provided by the master circuitry to the second current valve may be an internal voltage of the master circuitry. Thereby the slave circuitry is powered down when the master circuitry is powered down.
The shut down control signal from the master circuitry may control shut down of all of the at least one slave circuitry upon shut down of the master circuitry. Alternatively, the shut down control signal from the master circuitry may selectably control shut down of one or more of the at least one slave circuitry.
According to a second aspect, there is provided a method of controlling power management of a circuit system as of the first aspect. The method comprises manipulating battery status sensed by the battery sensor of at least one of the at least one slave circuitry to force the controlled shut down of the at least one of the at least one slave circuitry upon provision of a shut down control signal from the master circuitry.
The method may further comprise controlling shut down of all of the at least one slave circuitry upon shut down of the master circuitry by the shut down control signal from the master circuitry.
The method may further comprise selectably controlling shut down of one or more of the at least one slave circuitry by the shut down control signal from the master circuitry.
In the following, the term “platform” is occasionally used as an equivalent to the term “circuitry” used above in sense of the complex electronic building blocks.
In order to avoid power leakage from the battery voltage Vbattery to ground through resistors in off mode, the current valve QS can be arranged to only temporarily conduct due to a signal high pass filter RF and CF. The signal into the high pass filter can be an internal voltage VDDM of the master platform Platform M inverted with a resistor RM and a current valve, e.g. a transistor, QM, such that slave platform(s) is (are) shut down when the master platform is shut down, as is further demonstrated below with reference to
Examples of magnitudes of values of components are demonstrated in Table 1.
The current valve QS is preferably chosen in such a way that it can handle a negative voltage on the gate that may occur at the startup of the master platform. This can for example be done by selecting a transistor QS that can handle the negative voltage, or select a transistor QS with built in diodes that will conduct and cause any negative voltage not to occur, or use external diodes that will conduct and cause any negative voltage not to occur.
The designs demonstrated with reference to
The advantages of the disclosed approach can be several. As mentioned in the introduction, using the communication bus to shut down the slave platform(s) will only work during normal conditions. In the case of a sudden shutdown of the master platform the slave platform(s) will continue to be on.
The advantage of manipulating the battery voltage sensor of the slave platform(s) in accordance with embodiments of the invention is that the slave platform(s) will function in the same way as it (they) were initially designed for. The invention just adds a new functionality without causing side effects to existing functionality of the platform(s).
The advantage of adding the signal high pass filter RF and CF in accordance with further embodiments of the invention is that the sensor will just drop temporarily enabling the invention to use a low value of resistor RS, preferably with significantly lower than the input impedance of the battery sensor, which will affect the battery measurement insignificantly. At the same time a base line current consumption in off mode will only be any potential leakage through the current valves QS and QM since there is no voltage drop over any resistor.
The advantage of manipulating the battery sensor of the slave platform(s) is that no large power transistors are needed since the no power supplies are cut. Only low cost, small size transistors and passive components are needed. It is thus possible to avoid cutting the power to the slave platform(s) using a power transistor between the battery and the entire slave platform(s) and control the power transistor using an internal voltage of the master platform. This would have cost the PCB area of a larger power transistor and a voltage drop over the power transistor when the slave platform(s) has a high current consumption.
| Filing Document | Filing Date | Country | Kind | 371c Date |
|---|---|---|---|---|
| PCT/EP2009/066649 | 12/8/2009 | WO | 00 | 11/16/2011 |
| Publishing Document | Publishing Date | Country | Kind |
|---|---|---|---|
| WO2010/069822 | 6/24/2010 | WO | A |
| Number | Name | Date | Kind |
|---|---|---|---|
| 4316185 | Watrous et al. | Feb 1982 | A |
| 5410711 | Stewart | Apr 1995 | A |
| 5581692 | Nevitt et al. | Dec 1996 | A |
| 5744984 | Drapac et al. | Apr 1998 | A |
| 6081140 | King | Jun 2000 | A |
| 6100667 | Mercer et al. | Aug 2000 | A |
| 7383449 | Nokkonen | Jun 2008 | B2 |
| 7667534 | Klein | Feb 2010 | B2 |
| 7882383 | May et al. | Feb 2011 | B2 |
| 7893654 | Huang | Feb 2011 | B2 |
| 7990108 | Aas et al. | Aug 2011 | B2 |
| 8479023 | Picard et al. | Jul 2013 | B2 |
| 20040046566 | Klang | Mar 2004 | A1 |
| 20040095120 | Kernahan | May 2004 | A1 |
| 20040113630 | Sudou | Jun 2004 | A1 |
| 20040146313 | Uchizono et al. | Jul 2004 | A1 |
| 20040193927 | Volk | Sep 2004 | A1 |
| 20040212941 | Haas et al. | Oct 2004 | A1 |
| 20040232889 | Sudo et al. | Nov 2004 | A1 |
| 20050017676 | Takimoto et al. | Jan 2005 | A1 |
| 20060026448 | Horii | Feb 2006 | A1 |
| 20060053322 | Wu | Mar 2006 | A1 |
| 20060279970 | Kernahan | Dec 2006 | A1 |
| 20080007211 | Poisner | Jan 2008 | A1 |
| 20080104433 | May et al. | May 2008 | A1 |
| 20080222437 | Sutardja et al. | Sep 2008 | A1 |
| 20080238357 | Bourilkov et al. | Oct 2008 | A1 |
| 20080276110 | Indiani et al. | Nov 2008 | A1 |
| 20090179669 | Bartley et al. | Jul 2009 | A1 |
| 20100049994 | Ghoshal | Feb 2010 | A1 |
| 20100064160 | Wilson et al. | Mar 2010 | A1 |
| 20100070788 | Nguyen | Mar 2010 | A1 |
| 20100123463 | Iwasaki | May 2010 | A1 |
| 20100149838 | Artusi et al. | Jun 2010 | A1 |
| 20100257391 | Dring et al. | Oct 2010 | A1 |
| 20100275041 | Zhou et al. | Oct 2010 | A1 |
| 20110197084 | Xi | Aug 2011 | A1 |
| 20120112686 | Zhang et al. | May 2012 | A1 |
| 20130113415 | Chen et al. | May 2013 | A1 |
| 20130227313 | Vorenkamp et al. | Aug 2013 | A1 |
| Number | Date | Country | |
|---|---|---|---|
| 20120319694 A1 | Dec 2012 | US |
| Number | Date | Country | |
|---|---|---|---|
| 61122803 | Dec 2008 | US |