Circuit technique to integrate voice coil motor support elements

Information

  • Patent Grant
  • 9350278
  • Patent Number
    9,350,278
  • Date Filed
    Friday, June 13, 2014
    10 years ago
  • Date Issued
    Tuesday, May 24, 2016
    8 years ago
Abstract
A current sensing circuit includes: a first controlled device; a first controlled device; a first current mirror configured to cause a first mirror current to flow through a first load device based on a first control signal received by the first controlled device; a second controlled device; a second current mirror configured to cause a second mirror current to flow through a second load device based on a second control signal received by the second controlled device; and an amplifier configured to output a voltage signal based on the first mirror current flowing through the first load device and the second mirror current flowing through the second load device. The first control signal is substantially proportional to a first drive signal applied to a first controlled remote device, and the second control signal is substantially proportional to a second drive signal applied to of a second controlled remote device.
Description
BACKGROUND

1. Technical Field


Apparatuses and methods consistent with the present inventive concept relate to rotating media, and more particularly to controlling current in a voice coil motor drive circuit.


2. Related Art


Conventional Voice Coil Motor (VCM) control systems used in hard disk drives (HDDs) use resistors disposed externally to control integrated circuits for measuring VCM drive current and providing feedback to a current control loop. FIG. 1 is a diagram illustrating a conventional control circuit 100 for a voice coil motor. As illustrated in FIG. 1, the VCM 120 is electrically coupled to an H-bridge circuit 110 at a first connection terminal 112 and a second connection terminal 114. Current to operate the VCM 120 is provided by the H-bridge circuit 110 through a third connection terminal 116, a resistor 130 and the second connection terminal 114. The drive current supplied by the H-bridge circuit 110 is controlled based on an error signal 182 generated by an error amplifier 180. The error amplifier 180 generates the error signal 182 based on an input signal from a first sense amplifier 140 and an input signal from a feedback controller 170.


The drive current through the VCM 120 is measured as a voltage drop created across the resistor 130 from the third connection terminal 116 to the first connection terminal 112. The differential voltage across the resistor 130 is sensed by the first sense amplifier 140 that provides an input signal to the error amplifier 180 and by a second sense amplifier 150 that provides an input signal to a feedback amplifier 160. The feedback amplifier 160 provides a feedback signal 162 that closes the gain loop with the feedback controller 170. In FIG. 1, the VCM 120, resistor 130, and the first, second, and third connection terminals 112,114, 116 are external to the control circuit 100.





BRIEF DESCRIPTION OF THE DRAWINGS

Aspects and features of the present inventive concept will be more apparent by describing example embodiments with reference to the accompanying drawings, in which:



FIG. 1 is a diagram illustrating a conventional control circuit for a voice coil motor;



FIG. 2 is a diagram illustrating a control circuit according to example embodiments of the present inventive concept;



FIG. 3 is a circuit diagram illustrating an H-bridge circuit and a current sensing circuit according to example embodiments of the present inventive concept; and



FIG. 4 is a flow chart illustrating a method according to example embodiments of the present inventive concept.





DETAILED DESCRIPTION

While certain embodiments are described, these embodiments are presented by way of example only, and are not intended to limit the scope of protection. The methods and systems described herein may be embodied in a variety of other forms. Furthermore, various omissions, substitutions, and changes in the form of the example methods and systems described herein may be made without departing from the scope of protection.


Overview


Some example embodiments of the present inventive concept provide apparatuses and methods for sensing internal to an integrated circuit a drive current generated by the integrated circuit and supplied to an external circuit. One of ordinary skill in the art will appreciate that an integrated circuit includes, for example, but not limited to, electronic/electrical circuits fabricated using any integrated circuit fabrication technology, hybrid circuit fabrication technology, microelectromechanical systems fabrication technology, etc., without departing from the scope of the present inventive concept. Some circuit embodiments may be applied to integrated circuitry used to provide power in a data storage device such as a hard disk drive or a solid state hybrid disk drive. In particular, some embodiments may be applied to circuitry for controlling movement of the VCM.



FIG. 2 is a diagram illustrating a control integrated circuit 200 according to example embodiments of the present inventive concept. Referring to FIG. 2, the control integrated circuit 200 may include an H-bridge circuit 210, a current sensing circuit 220, a first sense amplifier 140, a feedback amplifier 160, a feedback controller 170, and an error amplifier 180. The first sense amplifier 140, feedback amplifier 160, feedback controller 170 and error amplifier 180 provide the functions as described above with respect to FIG. 1 and will not be repeated here.


Referring again to FIG. 2, the H-bridge circuit 110 may be configured to receive an error signal 182 input from the error amplifier 180 and based on the error signal 182 provide current through a first connection terminal 112 and a second connection terminal 114 to operate a VCM 120. The VCM 120, first connection terminal 112, and second connection terminal 114 may be disposed externally to the control integrated circuit 200.


The H-bridge circuit 110 may be configured to output a first control signal 201 and a second control signal 202 to the current sensing circuit 220. The current sensing circuit 220 may be configured to input the first control signal 201 and the second control signal 202. Based on the first control signal 201 and the second control signal 202, the current sensing circuit 220 may be configured to output a first sense voltage signal 203 and a second sense voltage signal 204 to the first sense amplifier 140, and an output voltage signal 205 to the feedback amplifier 160.


In various embodiments, the H-bridge circuit 110 and the current sensing circuit 220 may be operated at different power supply voltage levels. In various embodiments, the power supply voltage level for the current sensing circuit 220 may be lower than the power supply voltage level for the H-bridge circuit 110.


H-Bridge Circuit



FIG. 3 is a circuit diagram illustrating an H-bridge circuit 210 and a current sensing circuit 220 according to example embodiments of the present inventive concept. The current sensing circuit 220 may be configured to provide current sensing and current-to-voltage conversion of the sensed current internal to the control integrated circuit 200.


The H-bridge circuit 110 may include a first controlled remote device 214a (also referred to herein as a third transistor), a second controlled remote device 214b (also referred to herein as a fourth transistor), a third controlled remote device 214c, a fourth controlled remote device 214d, a first driver circuit 211, and a second driver circuit 212.


The first controlled remote device 214a may include a first control terminal 216a, a first controlled terminal 218a, and a second controlled terminal 219a. The second controlled remote device 214b may include a first control terminal 216b, a first controlled terminal 218b, and a second controlled terminal 219b. The third controlled remote device 214c may include a first control terminal 216c, a first controlled terminal 218c, and a second controlled terminal 219c. The fourth controlled remote device 214d may include a first control terminal 216d, a first controlled terminal 218d, and a second controlled terminal 219d.


One of the controlled terminals 218a, 219a of the first controlled remote device (also referred to herein as the third transistor) 214a may be connected to a ground potential. One of the controlled terminals 218b, 219b of the second controlled remote device (also referred to herein as the fourth transistor) 214b may be connected to a ground potential.


The first-fourth controlled remote devices 214a-214c may be, for example, but not limited to, Metal Oxide Semiconductor Field Effect Transistors (MOSFETs), Insulated Gate Field Effect Transistors (IGFETs), Bipolar Junction Transistors (BJTs), or other devices capable of operation as switching devices.


The first driver circuit 211 may be configured to receive the error signal 182 and, based on the error signal 182, output a first drive signal 215a (also referred to herein as a third control signal) to a control terminal 216a of the first controlled remote device 214a and output a fourth drive signal 215d to a control terminal 216d of the fourth controlled remote device 214d. The first driver circuit 211 may be configured to generate the first control signal 201. The first control signal 201 may be substantially proportional to the first drive signal 215a.


The second driver circuit 212 may be configured to receive the error signal 182 and, based on the error signal 182, output a second drive signal 215b (also referred to herein as a fourth control signal) to a control terminal 216b of the second controlled remote device 214b and output a third drive signal 215c to a control terminal 216c of the third controlled remote device 214c. The second driver circuit 212 may be configured to generate the second control signal 202. The second control signal 202 may be substantially proportional to the second drive signal 215b.


The first-fourth drive signals 215a-215d generated by the first and second driver circuits 211, 212 may control the first-fourth controlled remote devices 214a-214d to turn on and turn off in an appropriate sequence to provide current for VCM 120 operation. Based on the first drive signal 215a, a first current 217a may flow through the first and second controlled terminals 218a, 219a of the first controlled remote device 214a when the first controlled remote device 214a is in the on state. Based on the second drive signal 215b, a second current 217b may flow through the first and second controlled terminals 218b, 219b of the second controlled remote device 214b when the second controlled remote device 214b is in the on state.


Current Sensing Circuit


The current sensing circuit 220 may include a first current mirror 230, a second current mirror 260, a first controlled device 240 (also referred to herein as a first transistor), a second controlled device 270 (also referred to herein as a second transistor), a first load device 250, a second load device 280, and an amplifier 290.


The first controlled device 240 may include a first control terminal 242, a first controlled terminal 243, and a second control terminal 244. The second controlled device 270 may include a first control terminal 272, a first controlled terminal 273, and a second control terminal 274. One of the first and second controlled terminals 243, 244 of the first controlled device (also referred to herein as the first transistor) 240 may be connected to a ground potential. One of the controlled terminals 273, 274 of the second controlled device (also referred to herein as the second transistor) 270 may be connected to a ground potential.


The first and second controlled devices 240, 270 may be, for example, but not limited to, Metal Oxide Semiconductor Field Effect Transistors (MOSFETs), Insulated Gate Field Effect Transistors (IGFETs), Bipolar Junction Transistors (BJTs), etc.


The first controlled device 240 (also referred to herein as the first transistor) may be a geometrically scaled replica of the first controlled remote device 214a (also referred to herein as the third transistor). The second controlled device 270 (also referred to herein as the second transistor) may be a geometrically scaled replica of the second controlled remote device 214b (also referred to herein as the fourth transistor).


The first current mirror 230 may be configured to generate a first mirror current 234 based on a first control current 236. The first mirror current 234 may be proportional to the first control current 236. The second current mirror 260 may be configured to generate a second mirror current 264 based on a second control current 266. The second mirror current 260 may be proportional to the second control current 264.


The amplifier 290 may be configured to generate an output voltage signal 205 based on a voltage produced by the first mirror current 234 and a voltage produced by the second mirror current 264.


The first load device 250 may be a resistive device. The second load device 280 may be a resistive device. The resistance values of the first load device 250 and the second load device 280 may be trimmable by methods known to those skilled in the art.


The current sensing circuit 220 may be configured to receive the first control signal 201 and the second control signal 202 from the H-bridge circuit 110. The first control signal 201 may be applied to the first controlled device 240 and the second control signal 202 may be applied to the second controlled device 270. The first control signal 201 may be applied to the control terminal 242 of the first controlled device 240 (also referred to herein as the first transistor). The second control signal 202 may be applied to the control terminal 272 of the second controlled device 270 (also referred to herein as the second transistor).


The first control signal 201 may be proportional to the first drive signal 215a (also referred to herein as the third control signal) applied to the first controlled remote device 214a. The second control signal 202 may be proportional to the second drive signal 215b (also referred to herein as the fourth control signal) applied to the second controlled remote device 214b.


Based on the first control signal 201, the first controlled device 240 may cause a first control current 236 to flow in the first current mirror 230 and through the first and second controlled terminals 243, 244 of the first controlled device 240. Since the first control signal 201 applied to the first controlled device 240 may be proportional to the first drive signal 215a applied to the first controlled remote device 214a and the first controlled device 240 may be a scaled replica of the first controlled remote device 214a, the first controlled device 240 (also referred to herein as the first transistor) may cause the first control current 236 to be proportional to the first remote current 217a flowing through the first and second controlled terminals 218a, 219a of the first controlled remote device 214a (also referred to herein as the third transistor).


The first mirror current 234 may be proportional to the first control current 236 and therefore may be proportional to the first remote current 217a. The first mirror current 234 may flow through the first load device 250 causing a voltage drop across the first load device 250. Since the first mirror current 234 may be proportional to the first remote current 217a, the voltage drop across the first load device 250 may be substantially proportional to the first remote current 217a.


Based on the second control signal 202, the second controlled device 270 may cause a second control current 266 to flow in the second current mirror 260 and through the first and second controlled terminals 273, 274 of the second controlled device 270. Since the second control signal 202 applied to the second controlled device 270 may be proportional to the second drive signal 215b applied to the second controlled remote device 214b and the second controlled device 270 may be a scaled replica of the second controlled remote device 214b, the second controlled device 270 (also referred to herein as the second transistor) may cause the second control current 266 to be proportional to the second remote current 217b flowing through the first and second controlled terminals 218b, 219b of the second controlled remote device 214b (also referred to herein as the fourth transistor).


The second mirror current 264 may be proportional to the second control current 266 and therefore may be proportional to the second remote current 217b. The second mirror current 264 may flow through the second load device 280 causing a voltage drop across the second load device 280. Since the second mirror current 264 may be proportional to the second remote current 217b, the voltage drop across the second load device 280 may be substantially proportional to the first remote current 217b.


The amplifier 290 may be configured to sense a voltage drop 252 across the first load device 250 produced by the first mirror current 234 flowing through the first load device 250 and a voltage drop 282 across the second load device 280 produced by the second mirror current 264 flowing through the second load device 280, and generate an output voltage signal 205 that may be substantially proportional to the difference between the sensed voltage drop 252 across the first load device 250 and the sensed voltage drop 282 across the second load device 280. A first sensed voltage signal 203 and a second sensed voltage signal 204 may be provided to the first sense amplifier 140.


Since the first mirror current 234 may be substantially proportional to the first remote current 217a and the second mirror current 264 may be substantially proportional to the second remote current 217b, the output voltage signal 205 of the amplifier 290 may be substantially proportional to the first remote current 217a and the second remote current 217b.



FIG. 4 is a flow chart illustrating a method 400 according to example embodiments of the present inventive concept. Referring to FIGS. 3 and 4, a first control signal 201 may cause a first mirror current 234 that is substantially proportional to a first remote current 217a to flow through a first load device 250 (410). The first control signal 201 may be proportional to a first drive signal 215a applied to a first controlled remote device 214a. The first mirror current 234 may be controlled with a first control current 236 that is proportional to the first remote current 217a. The first drive signal 215a may be applied to a control terminal 216a of the first controlled remote device 214a.


A second control signal 202 may cause a second mirror current 264 that is substantially proportional to a second remote current 217b to flow through a second load device 280 (420). The second control signal 202 may be proportional to a second drive signal 215b applied to a second controlled remote device 214b. The second mirror current 264 may be controlled with a second control current 266 that is proportional to the second remote current 217b. The second drive signal 215b may be applied to a control terminal 216b of the second controlled remote device 214b.


An output voltage signal 205 may be generated that is substantially proportional to a difference between the first remote current 217a and the second remote current 217b based on the first mirror current 234 flowing through the first load device 250 and the second mirror current 264 flowing through the second load device 280 (430).


While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the protection. The methods and systems described herein may be embodied in a variety of other forms. Various omissions, substitutions, and/or changes in the form of the example methods and systems described herein may be made without departing from the spirit of the protection.


The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the protection. For example, the example circuits, systems, and methods disclosed herein can be applied to power control circuitry in electronic devices, such data storage devices including hard disk drives, hybrid hard drives, and the like. As another example, the various components illustrated in the figures may be implemented as circuitry on a processor, ASIC/FPGA, or dedicated hardware. Also, the features and attributes of the specific example embodiments disclosed above may be combined in different ways to form additional embodiments, all of which fall within the scope of the present disclosure.


Although the present disclosure provides certain example embodiments and applications, other embodiments that are apparent to those of ordinary skill in the art, including embodiments which do not provide all of the features and advantages set forth herein, are also within the scope of this disclosure. Accordingly, the scope of the present disclosure is intended to be defined only by reference to the appended claims.

Claims
  • 1. A current sensing circuit, comprising: a first controlled device;a first current mirror configured to cause a first mirror current to flow through a first load device based on a first control signal received by the first controlled device;a second controlled device;a second current mirror configured to cause a second mirror current to flow through a second load device based on a second control signal received by the second controlled device; andan amplifier configured to output a voltage signal based on the first mirror current flowing through the first load device and the second mirror current flowing through the second load device,wherein:the first control signal is substantially proportional to a first drive signal applied to a first controlled remote device, andthe second control signal is substantially proportional to a second drive signal applied to a second controlled remote device.
  • 2. The circuit of claim 1, wherein: the first drive signal is applied to a control terminal of the first controlled remote device, andthe second drive signal is applied to a control terminal of a second controlled remote device.
  • 3. The circuit of claim 1, wherein: the first controlled device is a geometrically scaled replica of the first controlled remote device and is configured to generate a first control current in the first current mirror that is substantially proportional to a first remote current through the first controlled remote device resulting from the first drive signal, andthe second controlled device is a geometrically scaled replica of the second controlled remote device and is configured to generate a second control current in the second current mirror that is substantially proportional to a second remote current through the second controlled remote device resulting from the second drive signal.
  • 4. The circuit of claim 3, wherein: the first mirror current is substantially proportional to the first remote current, andthe second mirror current is substantially proportional to the second remote current.
  • 5. The circuit of claim 1, wherein the amplifier is further configured to: sense a voltage difference between a voltage drop across the first load device caused by the first mirror current and a voltage drop across the second load device caused by the second mirror current, andgenerate an output voltage signal that is substantially proportional to the sensed voltage difference.
  • 6. The circuit of claim 5, wherein the output voltage signal of the amplifier is substantially proportional to a difference between a first remote current and a second remote current.
  • 7. The circuit of claim 1, wherein the first load device and the second load device are trimmable resistive devices.
  • 8. The circuit of claim 1, wherein: the first controlled device and the first controlled remote device are geometrically scaled replicas, andthe second controlled device and the second controlled remote device are geometrically scaled replicas.
  • 9. The circuit of claim 1, wherein the first controlled device, the second controlled device, the first controlled remote device, and the second controlled remote device comprise MOSFETs.
  • 10. Power control circuitry for a data storage device, the power control circuitry comprising the circuitry of claim 1.
  • 11. A data storage device, comprising: a voice coil motor (VCM); andthe power control circuitry of claim 10,wherein the power control circuitry further comprises a VCM control system configured to control the movement of the VCM.
  • 12. A method for sensing current in a circuit, the method comprising: causing a first mirror current to flow through a first load device based on a first control signal;causing a second mirror current to flow through a second load device based on a second control signal; andoutputting a voltage signal based on the first mirror current flowing through the first load device and the second mirror current flowing through the second load device,wherein:the first control signal is proportional to a first drive signal applied to a first controlled remote device,the second control signal is proportional to a second drive signal applied to a second controlled remote device, andthe output voltage signal is substantially proportional to a difference between a first remote current flowing through the first controlled remote device and a second remote current flowing through the second controlled remote device.
  • 13. The method of claim 12, wherein: the first drive signal is applied to a control terminal of the first controlled remote device, andthe second drive signal is applied to a control terminal of the second controlled remote device.
  • 14. The method of claim 12, further comprising: controlling the first mirror current with a first control current that is proportional to the first remote current flowing through the first controlled remote device resulting from the first drive signal, andcontrolling the second current mirror with a second control current that is proportional to a second remote current flowing through the second controlled remote device resulting from the second drive signal.
  • 15. The method of claim 14 wherein: the first mirror current is substantially proportional to the first remote current, andthe second mirror current is substantially proportional to the second remote current.
  • 16. The method of claim 12, further comprising: sensing a voltage difference between a voltage drop across the first load device caused by the first mirror current and a voltage drop across the second load device caused by the second mirror current; andgenerating an output voltage signal that is substantially proportional to the sensed voltage difference.
  • 17. The method of claim 16, wherein the output voltage signal is substantially proportional to a difference between the first remote current and the second remote current.
  • 18. Power control circuitry for circuit for sensing current in an H-bridge, the power control circuitry comprising the circuitry of claim 16.
  • 19. A circuit for sensing current in an H-bridge, comprising: a voice coil motor (VCM); andthe power control circuitry of claim 18,wherein the power control circuitry further comprises a VCM control system configured to control the movement of the VCM.
  • 20. A circuit for sensing current in an H-bridge, the circuit comprising: a first transistor configured to provide a first control current based on a first control signal applied to a control terminal of the first transistor;a first current mirror configured to cause a first mirror current proportional to the first control current to flow through a first load device;a second transistor configured to provide a second control current based on a second control signal applied to a control terminal of the second transistor;a second current mirror configured to cause a second mirror current proportional to the second control current to flow through a second load device; andan amplifier configured to sense a voltage difference between a voltage drop across the first load device and a voltage drop across the second load device, and generate an output voltage signal that is proportional to the sensed voltage difference,wherein the first mirror current is proportional to a first current through controlled terminals of a third transistor in the H-bridge, andthe second mirror current is proportional to a second current through controlled terminals of a fourth transistor in the H-bridge.
  • 21. The circuit of claim 20, wherein the output voltage signal is proportional to a difference between the first current through the controlled terminals of the third transistor in the H-bridge and the second current through the controlled terminals of the fourth transistor in the H-bridge.
  • 22. The circuit of claim 20, wherein one of the controlled terminals of the third transistor in the H-bridge and one of the controlled terminals of the fourth transistor in the H-bridge are connected to a ground potential.
  • 23. The circuit of claim 20, wherein: the first transistor and the third transistor are geometrically scaled replicas, andthe second transistor and the fourth transistor are geometrically scaled replicas.
  • 24. The circuit of claim 23, wherein the first transistor, the second transistor, the third transistor, and the fourth transistor comprise MOSFETs.
  • 25. The circuit of claim 23, wherein the first control signal applied to the control terminal of the first transistor is proportional to a third control signal applied to the third transistor in the H-bridge, and the second control signal applied to the control terminal of the second transistor is proportional to a fourth control signal applied to the fourth transistor in the H-bridge.
  • 26. The circuit of claim 25, wherein: the third control signal is applied to a control terminal of the third transistor in the H-bridge, andthe fourth control signal is applied to a control terminal of the fourth transistor in the H-bridge.
  • 27. The circuit of claim 20, wherein the first load device and the second load device are trimmable resistive devices.
US Referenced Citations (320)
Number Name Date Kind
5773991 Chen Jun 1998 A
5956201 Pham et al. Sep 1999 A
6014283 Codilian et al. Jan 2000 A
6052076 Patton, III et al. Apr 2000 A
6052250 Golowka et al. Apr 2000 A
6067206 Hull et al. May 2000 A
6078453 Dziallo et al. Jun 2000 A
6091564 Codilian et al. Jul 2000 A
6094020 Goretzki et al. Jul 2000 A
6101065 Alfred et al. Aug 2000 A
6104153 Codilian et al. Aug 2000 A
6122133 Nazarian et al. Sep 2000 A
6122135 Stich Sep 2000 A
6141175 Nazarian et al. Oct 2000 A
6160368 Plutowski Dec 2000 A
6181502 Hussein et al. Jan 2001 B1
6195222 Heminger et al. Feb 2001 B1
6198584 Codilian et al. Mar 2001 B1
6198590 Codilian et al. Mar 2001 B1
6204988 Codilian et al. Mar 2001 B1
6243223 Elliott et al. Jun 2001 B1
6281652 Ryan et al. Aug 2001 B1
6285521 Hussein Sep 2001 B1
6292320 Mason et al. Sep 2001 B1
6310742 Nazarian et al. Oct 2001 B1
6320718 Bouwkamp et al. Nov 2001 B1
6342984 Hussein et al. Jan 2002 B1
6347018 Kadlec et al. Feb 2002 B1
6369972 Codilian et al. Apr 2002 B1
6369974 Asgari et al. Apr 2002 B1
6462896 Codilian et al. Oct 2002 B1
6476996 Ryan Nov 2002 B1
6484577 Bennett Nov 2002 B1
6493169 Ferris et al. Dec 2002 B1
6496324 Golowka et al. Dec 2002 B1
6498698 Golowka et al. Dec 2002 B1
6507450 Elliott Jan 2003 B1
6534936 Messenger et al. Mar 2003 B2
6538839 Ryan Mar 2003 B1
6545835 Codilian et al. Apr 2003 B1
6549359 Bennett et al. Apr 2003 B1
6549361 Bennett et al. Apr 2003 B1
6560056 Ryan May 2003 B1
6568268 Bennett May 2003 B1
6574062 Bennett et al. Jun 2003 B1
6577465 Bennett et al. Jun 2003 B1
6614615 Ju et al. Sep 2003 B1
6614618 Sheh et al. Sep 2003 B1
6636377 Yu et al. Oct 2003 B1
6690536 Ryan Feb 2004 B1
6693764 Sheh et al. Feb 2004 B1
6707635 Codilian et al. Mar 2004 B1
6710953 Vallis et al. Mar 2004 B1
6710966 Codilian et al. Mar 2004 B1
6714371 Codilian Mar 2004 B1
6714372 Codilian et al. Mar 2004 B1
6724564 Codilian et al. Apr 2004 B1
6731450 Codilian et al. May 2004 B1
6735041 Codilian et al. May 2004 B1
6738220 Codilian May 2004 B1
6747837 Bennett Jun 2004 B1
6757129 Kuroiwa et al. Jun 2004 B2
6760186 Codilian et al. Jul 2004 B1
6788483 Ferris et al. Sep 2004 B1
6791785 Messenger et al. Sep 2004 B1
6795268 Ryan Sep 2004 B1
6819518 Melkote et al. Nov 2004 B1
6826006 Melkote et al. Nov 2004 B1
6826007 Patton, III Nov 2004 B1
6847502 Codilian Jan 2005 B1
6850383 Bennett Feb 2005 B1
6850384 Bennett Feb 2005 B1
6867944 Ryan Mar 2005 B1
6876508 Patton, III et al. Apr 2005 B1
6882496 Codilian et al. Apr 2005 B1
6885514 Codilian et al. Apr 2005 B1
6900958 Yi et al. May 2005 B1
6900959 Gardner et al. May 2005 B1
6903894 Kokami et al. Jun 2005 B2
6903897 Wang et al. Jun 2005 B1
6914740 Tu et al. Jul 2005 B1
6914743 Narayana et al. Jul 2005 B1
6920004 Codilian et al. Jul 2005 B1
6924959 Melkote et al. Aug 2005 B1
6924960 Melkote et al. Aug 2005 B1
6924961 Melkote et al. Aug 2005 B1
6934114 Codilian et al. Aug 2005 B1
6934135 Ryan Aug 2005 B1
6937420 McNab et al. Aug 2005 B1
6937423 Ngo et al. Aug 2005 B1
6952322 Codilian et al. Oct 2005 B1
6954324 Tu et al. Oct 2005 B1
6958881 Codilian et al. Oct 2005 B1
6963465 Melkote et al. Nov 2005 B1
6965488 Bennett Nov 2005 B1
6967458 Bennett et al. Nov 2005 B1
6967811 Codilian et al. Nov 2005 B1
6970319 Bennett et al. Nov 2005 B1
6972539 Codilian et al. Dec 2005 B1
6972540 Wang et al. Dec 2005 B1
6972922 Subrahmanyam et al. Dec 2005 B1
6975480 Codilian et al. Dec 2005 B1
6977789 Cloke Dec 2005 B1
6980389 Kupferman Dec 2005 B1
6987636 Chue et al. Jan 2006 B1
6987639 Yu Jan 2006 B1
6989954 Lee et al. Jan 2006 B1
6992848 Agarwal et al. Jan 2006 B1
6992851 Cloke Jan 2006 B1
6992852 Ying et al. Jan 2006 B1
6995941 Miyamura et al. Feb 2006 B1
6999263 Melkote et al. Feb 2006 B1
6999267 Melkote et al. Feb 2006 B1
7006320 Bennett et al. Feb 2006 B1
7016134 Agarwal et al. Mar 2006 B1
7023637 Kupferman Apr 2006 B1
7023640 Codilian et al. Apr 2006 B1
7027256 Subrahmanyam et al. Apr 2006 B1
7027257 Kupferman Apr 2006 B1
7035026 Codilian et al. Apr 2006 B2
7046472 Melkote et al. May 2006 B1
7050249 Chue et al. May 2006 B1
7050254 Yu et al. May 2006 B1
7050258 Codilian May 2006 B1
7054098 Yu et al. May 2006 B1
7061714 Yu Jun 2006 B1
7064918 Codilian et al. Jun 2006 B1
7068451 Wang et al. Jun 2006 B1
7068459 Cloke et al. Jun 2006 B1
7068461 Chue et al. Jun 2006 B1
7068463 Ji et al. Jun 2006 B1
7088547 Wang et al. Aug 2006 B1
7095579 Ryan et al. Aug 2006 B1
7110208 Miyamura et al. Sep 2006 B1
7110214 Tu et al. Sep 2006 B1
7113362 Lee et al. Sep 2006 B1
7113365 Ryan et al. Sep 2006 B1
7116505 Kupferman Oct 2006 B1
7126781 Bennett Oct 2006 B1
7158329 Ryan Jan 2007 B1
7180703 Subrahmanyam et al. Feb 2007 B1
7184230 Chue et al. Feb 2007 B1
7196864 Yi et al. Mar 2007 B1
7199964 Liu et al. Apr 2007 B2
7199966 Tu et al. Apr 2007 B1
7203021 Ryan et al. Apr 2007 B1
7209321 Bennett Apr 2007 B1
7212364 Lee May 2007 B1
7212374 Wang et al May 2007 B1
7215504 Bennett May 2007 B1
7224546 Orakcilar et al. May 2007 B1
7248426 Weerasooriya et al. Jul 2007 B1
7251098 Wang et al. Jul 2007 B1
7253582 Ding et al. Aug 2007 B1
7253989 Lau et al. Aug 2007 B1
7265933 Phan et al. Sep 2007 B1
7289288 Tu Oct 2007 B1
7298574 Melkote et al. Nov 2007 B1
7301717 Lee et al. Nov 2007 B1
7304819 Melkote et al. Dec 2007 B1
7330019 Bennett Feb 2008 B1
7330327 Chue et al. Feb 2008 B1
7333280 Lifchits et al. Feb 2008 B1
7333290 Kupferman Feb 2008 B1
7339761 Tu et al. Mar 2008 B1
7365932 Bennett Apr 2008 B1
7388728 Chen et al. Jun 2008 B1
7391583 Sheh et al. Jun 2008 B1
7391584 Sheh et al. Jun 2008 B1
7433143 Ying et al. Oct 2008 B1
7440210 Lee Oct 2008 B1
7440225 Chen et al. Oct 2008 B1
7450334 Wang et al. Nov 2008 B1
7450336 Wang et al. Nov 2008 B1
7453661 Jang et al. Nov 2008 B1
7457071 Sheh Nov 2008 B1
7466509 Chen et al. Dec 2008 B1
7468855 Weerasooriya et al. Dec 2008 B1
7477471 Nemshick et al. Jan 2009 B1
7480116 Bennett Jan 2009 B1
7489464 McNab et al. Feb 2009 B1
7492546 Miyamura Feb 2009 B1
7495857 Bennett Feb 2009 B1
7499236 Lee et al. Mar 2009 B1
7502192 Wang et al. Mar 2009 B1
7502195 Wu et al. Mar 2009 B1
7502197 Chue Mar 2009 B1
7505223 McCornack Mar 2009 B1
7542225 Ding et al. Jun 2009 B1
7548392 Desai et al. Jun 2009 B1
7551390 Wang et al. Jun 2009 B1
7558016 Le et al. Jul 2009 B1
7573670 Ryan et al. Aug 2009 B1
7576941 Chen et al. Aug 2009 B1
7580212 Li et al. Aug 2009 B1
7583470 Chen et al. Sep 2009 B1
7595954 Chen et al. Sep 2009 B1
7602575 Lifchits et al. Oct 2009 B1
7616399 Chen et al. Nov 2009 B1
7619844 Bennett Nov 2009 B1
7626782 Yu et al. Dec 2009 B1
7630162 Zhao et al. Dec 2009 B2
7639447 Yu et al. Dec 2009 B1
7656604 Liang et al. Feb 2010 B1
7656607 Bennett Feb 2010 B1
7660067 Ji et al. Feb 2010 B1
7663835 Yu et al. Feb 2010 B1
7675707 Liu et al. Mar 2010 B1
7679854 Narayana et al. Mar 2010 B1
7688534 McCornack Mar 2010 B1
7688538 Chen et al. Mar 2010 B1
7688539 Bryant et al. Mar 2010 B1
7697233 Bennett et al. Apr 2010 B1
7701661 Bennett Apr 2010 B1
7710676 Chue May 2010 B1
7715138 Kupferman May 2010 B1
7729079 Huber Jun 2010 B1
7733189 Bennett Jun 2010 B1
7746592 Liang et al. Jun 2010 B1
7746594 Guo et al. Jun 2010 B1
7746595 Guo et al. Jun 2010 B1
7760461 Bennett Jul 2010 B1
7800853 Guo et al. Sep 2010 B1
7800856 Bennett et al. Sep 2010 B1
7800857 Calaway et al. Sep 2010 B1
7839591 Weerasooriya et al. Nov 2010 B1
7839595 Chue et al. Nov 2010 B1
7839600 Babinski et al. Nov 2010 B1
7843662 Weerasooriya et al. Nov 2010 B1
7848044 Kokami et al. Dec 2010 B2
7852588 Ferris et al. Dec 2010 B1
7852592 Liang et al. Dec 2010 B1
7864481 Kon et al. Jan 2011 B1
7864482 Babinski et al. Jan 2011 B1
7869155 Wong Jan 2011 B1
7876522 Calaway et al. Jan 2011 B1
7876523 Panyavoravaj et al. Jan 2011 B1
7916415 Chue Mar 2011 B1
7916416 Guo et al. Mar 2011 B1
7916420 McFadyen et al. Mar 2011 B1
7916422 Guo et al. Mar 2011 B1
7929238 Vasquez Apr 2011 B1
7961422 Chen et al. Jun 2011 B1
8000053 Anderson Aug 2011 B1
8031423 Tsai et al. Oct 2011 B1
8054022 Ryan et al. Nov 2011 B1
8059357 Knigge et al. Nov 2011 B1
8059360 Melkote et al. Nov 2011 B1
8072703 Calaway et al. Dec 2011 B1
8077428 Chen et al. Dec 2011 B1
8078901 Meyer et al. Dec 2011 B1
8081395 Ferris Dec 2011 B1
8085020 Bennett Dec 2011 B1
8116023 Kupferman Feb 2012 B1
8145934 Ferris et al. Mar 2012 B1
8179626 Ryan et al. May 2012 B1
8189286 Chen et al. May 2012 B1
8213106 Guo et al. Jul 2012 B1
8254222 Tang Aug 2012 B1
8300348 Liu et al. Oct 2012 B1
8315005 Zou et al. Nov 2012 B1
8320069 Knigge et al. Nov 2012 B1
8351174 Gardner et al. Jan 2013 B1
8358114 Ferris et al. Jan 2013 B1
8358145 Ferris et al. Jan 2013 B1
8390367 Bennett Mar 2013 B1
8432031 Agness et al. Apr 2013 B1
8432629 Rigney et al. Apr 2013 B1
8451697 Rigney et al. May 2013 B1
8482233 Kuroiwa Jul 2013 B2
8482873 Chue et al. Jul 2013 B1
8498076 Sheh et al. Jul 2013 B1
8498172 Patton, III et al. Jul 2013 B1
8508881 Babinski et al. Aug 2013 B1
8531798 Xi et al. Sep 2013 B1
8537486 Liang et al. Sep 2013 B2
8542455 Huang et al. Sep 2013 B2
8553351 Narayana et al. Oct 2013 B1
8564899 Lou et al. Oct 2013 B2
8576506 Wang et al. Nov 2013 B1
8605382 Mallary et al. Dec 2013 B1
8605384 Liu et al. Dec 2013 B1
8610391 Yang et al. Dec 2013 B1
8611040 Xi et al. Dec 2013 B1
8619385 Guo et al. Dec 2013 B1
8630054 Bennett et al. Jan 2014 B2
8630059 Chen et al. Jan 2014 B1
8634154 Rigney et al. Jan 2014 B1
8634283 Rigney et al. Jan 2014 B1
8643976 Wang et al. Feb 2014 B1
8649121 Smith et al. Feb 2014 B1
8654466 McFadyen Feb 2014 B1
8654467 Wong et al. Feb 2014 B1
8665546 Zhao et al. Mar 2014 B1
8665551 Rigney et al. Mar 2014 B1
8670206 Liang et al. Mar 2014 B1
8687312 Liang Apr 2014 B1
8693123 Guo et al. Apr 2014 B1
8693134 Xi et al. Apr 2014 B1
8699173 Kang et al. Apr 2014 B1
8711027 Bennett Apr 2014 B1
8717696 Ryan et al. May 2014 B1
8717699 Ferris May 2014 B1
8717704 Yu et al. May 2014 B1
8724245 Smith et al. May 2014 B1
8724253 Liang et al. May 2014 B1
8724524 Urabe et al. May 2014 B2
8737008 Watanabe et al. May 2014 B1
8737013 Zhou et al. May 2014 B2
8743495 Chen et al. Jun 2014 B1
8743503 Tang et al. Jun 2014 B1
8743504 Bryant et al. Jun 2014 B1
8749904 Liang et al. Jun 2014 B1
20070210858 Ang Sep 2007 A1
20090212729 Cook Aug 2009 A1
20100035085 Jung et al. Feb 2010 A1
20120284493 Lou et al. Nov 2012 A1
20130120870 Zhou et al. May 2013 A1
20130148240 Ferris et al. Jun 2013 A1
20130320902 Sugie Dec 2013 A1