Claims
- 1. In a class D amplifier with a bridge circuit, an over current limiting circuit comprising in combination:a self oscillating pulse width modulator including an integrator with feedback from the output of the amplifier and a comparator coupled to the output of the integrator; a bridge gate driver circuit coupled between the modulator and a MOSFET bridge circuit for controlling gates of the MOSFETs in the bridge circuit; the bridge circuit connected between high and low voltage power busses and comprising at least two MOSFETs connected in series with each other; a load impedance connected to the output of the bridge circuit; first and second over current sensing circuits each including a voltage conversion circuit for sensing the voltage drops across the MOSFETS to derive signals representative of the currents in the MOSFETS and each including a comparator circuit for comparing the current signal to reference signals and generating an over current output signal representative of an over current condition; and an over current limiting circuit, responsive to the over current output signal, and including a current source for injecting current into the integrator or extracting current from the integrator to reduce the effective input current to the integrator when the current in either MOSFET is greater than a current limit threshold.
- 2. The class D amplifier of claim 1 wherein the over current limiting means comprises one or more current sources for injecting current into the integrator or extracting current from the integrator to reduce the effective input current to the integrator when the current in either MOSFET is greater than a current limit threshold.
- 3. The class D amplifier of claim 2 where the current sources comprise a pair of transistors commonly coupled to a resistor, the resistor coupled to the integrator of the class D amplifier and logic means coupled to control terminals of the transistors for selecting one of the transistors to inject or extract current from the integrator.
- 4. The class D amplifier of claim 3 wherein the logic means comprises means for sensing the current in bridge circuit and for comparing the sensed current to a reference to generate a logic signal representative of an over current condition.
- 5. The class D amplifier of claim 3 further comprising a low impedance sensing circuit for sensing the duty cycle at the connection of the resistor and transistors and generating a signal representative of load impedance.
- 6. The class D amplifier of claim 5 wherein the low impedance sensor comprises a low pass filter, four comparators each with different reference levels for distinguishing between a low impedance and a short circuit and for shutting the amplifier down as soon a short circuit is detected.
- 7. The class D amplifier of claim 5 further comprising a time out capacitor coupled to the load sensing resistor, said time out capacitor charging to a value before shutting down the amplifier.
- 8. The class D amplifier of claim 2 wherein the over current limiting means comprises a transistor with one terminal coupled to a power supply, another terminal coupled to the integrator and a control terminal coupled to the means for sensing the over current in one of the MOSFETs.
- 9. The class D amplifier of claim 3 further comprising positive and negative power supplies and the over current limiting means comprises a first transistor coupled to the positive power supply with a control terminal coupled to one MOSFET and a second transistor coupled to the negative power supply with a control terminal coupled to the other MOSFET.
- 10. The class D amplifier of claim 1 wherein the means for sensing the voltage drop across the MOSFETs comprises:a first conversion circuit for converting the voltage drop across one of the MOSFETs into a current signal representative of the voltage across said one MOSFET, said first conversion circuit having an output signal representative of the current through said one MOSFET; a second conversion circuit for converting the voltage drop across the other of the at least two MOSFETs into a current signal representative of the voltage drop across the other MOSFET, said second conversion circuit having an output signal representative of the current through said other MOSFET.
- 11. The class D amplifier of claim 1 further comprising low impedance current limiting means coupled between the over current limiting means and the gate driver for rapidly disabling the drive to the gates of the MOSFETs when the load falls below a first threshold.
- 12. The class D amplifier of claim 11 wherein the over current limiting means generates an over current limiting signal and the low impedance current limiting means comprises a low pass filter for converting the over current limiting signal into a low impedance current limiting signal with an amplitude representative of the load, to drivers for the MOSFETs when a first load impedance threshold is exceeded.
- 13. The class D amplifier of claim 11 wherein the low impedance current limiting means comprises a low pass filter coupled to 200, a plurality of comparators coupled to the low pass filter and to different reference thresholds, and a latch for rapidly terminating operation of the gate drivers for the MOSFETs when a first load impedance threshold is exceeded.
- 14. The class D amplifier of claim 13 further comprising a current source and a capacitor coupled between the comparators and the latch for delaying operation of the latch a delay time set by the capacitor when the load impedance exceeds a second threshold.
Parent Case Info
This application is a conversion of provisional application Serial No. 60/108,942 filed Nov. 18, 1998, the entire disclosure of which is incorporated by reference.
US Referenced Citations (4)
Provisional Applications (1)
|
Number |
Date |
Country |
|
60/108942 |
Nov 1998 |
US |