Stefanos Sidiropoulos and Mark Horowitz, "A 700-Mb/s/pin CMOS Signaling Interface Using Current Integrating Receivers," IEEE Journal of Solid-State Circuits, May 1997, vol. 32, No. 5, pp. 681-690. |
Thomas H. Lee et al, FA 18.6: A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM, IEEE International Solid-State Circuits Conference, High-Performance Logic and Circuit Techniques, Feb. 18, 1994, pp. 300-301. |
Alex Waizman, "FA 18.5: A Delay Line Loop for Frequencey Synthesis of De-Skewed Clock," IEEE International Solid-State Circuits Conference, High Performance Logic and Circuit Techniques, Feb. 18, 1994, pp. 289-299. |