Number | Date | Country | Kind |
---|---|---|---|
6-301691 | Nov 1994 | JPX |
Number | Name | Date | Kind |
---|---|---|---|
5428309 | Yamauchi et al. | Jun 1995 |
Number | Date | Country |
---|---|---|
A-2-230821 | Sep 1990 | JPX |
Entry |
---|
M. Johnson et al., "A Variable Delay Line PLL for CPU-Coprocessor Synchronization", IEEE Journal of Solid-State Circuit, vol. 23, No. 5, Oct. 1988, pp. 1218-1223. |
D. Jeong et al., "Design of PLL-Based Clock Generation Circuits", IEEE Journal of Solid-State Circuit, vol. SC-22, No. 2, Apr. 1987, pp. 255-261. |