"A Si Bipolar Phase and Frequency Detector IC for Clock Extraction up to 8 Gb/s", Pottbacker et al, IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992, pp. 1747-1751. |
"A 155-MHz Clock Recovery Delay-and-Phase-Locked Loop", LEE et al, IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992, pp. 1736-1746. |
"A Two-Chip 1.5 Gbd Serial Link Interface", Walker et al, IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992, pp. 1805-1811. |
"A 200-MHz CMOS Phase-Locked Loop with Dual Phase Detectors", Ware et al, IEEE Journal of Solid-State Circuits, vol. 24, No. 6, Dec. 1989, pp. 1560-1568. |
"A New Phase-Locked Timing Recovery Method for Digital Regenerators", Bellisio, pp. 10-17-10-20. |
IBM Technical Disclosure Bulletin, vol. 34, No. 4B, Sep. 1991, pp. 468-473, "Analog PLL With Quick Phase Lock". |
IEEE Journal of Solid-State Circuits, Dec. 28, 1993, USA, vol. 28, No. 12, pp. 1314-1320, "A Monolithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2.mu.m CMOS", Hu et al. |
1988 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. 31st ISSCC. First Edition, San Francisco, CA, USA. Feb. 17-19, 1988, Feb. 1988, Coral Gables, Fl, USA.pp. 14-15. |
IEEE Journal of Solid-State Circuits, Apr. 1987, USA, vol. SC-22, No. 2, pp. 255-261, Jeong et al, "Design of PLL-Based Clock Generation Circuits". |
IEEE International Solid State Circuits Conference, vol. 34, Feb. 1, 1991, DeVito et al, "A 52MHz and 155 MHz Clock-Recovery PLL", pp. 142-143. |
IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1, 1992, Walker et al, "A Two-Chip 1.5GBd Serial Link Interface", pp. 1805-1811. |