Singh, Gajendra, et al; Sun Microsystems, Inc./Silicon Technology Development, Texas Instruments, 4kV ESD Protection for Mixed Voltage IOs om a 400 MHz Microprocessor, presented at DesignCon '99, Jan., 1999, 2 pages. |
Amerasekera, Ajith & Duvvury, Charvaka, ESD in Silicon Integrated Circuits (1995); pp. 55-134. |
Ramaswamy, S., et al; EOS/ESD Reliability of Deep Sub-Micron NMOS Protection Devices, Int'l Reliability Physics Symposium (IRPS) (1995). |
Ramaswamy, S., et al.; EOS/ESD Analysis of High-Density Logic Chips, Univ. of Ill/Texas Instruments Incorporated, unnumbered and undated. |
Duvvury, C., et al.; ESD: A Pervasive Reliability Concern for IC Technologies, vol. 81, No. 5, Proc. IEEE , May 1993, pp. 691-702. |