This disclosure relates generally to coaxial transmission line structures and more particularly to coaxial transmission line structures having microvias forming an inner and outer conductor for the coaxial transmission line structures.
As is known in the art, microvias are minute holes drilled by a laser to generate the electrical connection between the layers in a multilayer circuit board. The microvia is typically a solid copper filled via with an aspect ratio ≤1:1 where the aspect ratio=microvia height divided by microvia diameter (taken at the top of the microvia hole). A microvia is used to connect RF, power and logic signal transmission lines to fine-pitch, high pin count active MMICs (monolithic microwave integrated circuit), ASICs and plastic quad flat packages. Microvia interconnect technology enables: High density component layout on Printed Wiring Boards (PWBs). Microvias may use a direct solder reflow interconnect to component signal pad (e.g., MMIC and/or passive component); eliminate a “fan-out” pad from a plated through hole (PTH); and reduces parasitic inductance: critical for RF and high speed digital signals.
In many applications it is required to connect electrical outputs of a Microwave Monolithic Integrated Circuit (MMIC) to a larger microwave component. It also sometimes required to supply power and logic signals to such component. A multi-level printed circuit board (PCB) may be required to make these connections between the MMIC and the microwave component using coaxial connectors. The center coaxial connector would have one end connected to the solder ball and the other end connected to a much larger contact pad. For example, the solder ball of the MMIC may have a diameter of 0.006 inches and the contact pad to connect to the microwave component may have a have a diameter of 0.066 inches.
In accordance with the present disclosure, a coaxial transmission line structure is provided having: (A) a center conductor section having an input contact and an output contact the output contact being larger than the input contact, the center conductor having a plurality of electrically conductive layers sizes progressively increasing from the input contact to the larger output contact to conductor transition from the input contact to the larger output contact, the electrically conductive layers being electrically interconnected by staggered microvias passing through dielectric layers to the center; and (B) an outer conductor section disposed about, coaxial with, and electrically isolated from, the center conductor by the dielectric layers.
In one embodiment, a coaxial transmission line structure is provided having: a center conductor section with an inner portion of a plurality of electrically conductive layers electrically interconnected by staggered microvias passing through dielectric layers; and an outer conductor section. The outer conductor section is disposed about, coaxial with, and electrically isolated from, the center conductor by the dielectric layers. The outer conductor section a second plurality of staggered micro vias passing through the dielectric layers for electrically interconnecting an outer portion of the electrically conductive layers; the outer portion being dielectrically spaced from the inner portion. The inner portion of one of the electrically conductive layers has a geometric shape different from a geometrical shape of the inner portion of another one of the plurality of electrically conductive layers.
In one embodiment the inner portion of one of the electrically conductive layers has a geometric shape different from a geometrical shape of the inner portion of another one of the plurality of electrically conductive layers.
In one embodiment, a coaxial transmission line structure is provided having: a center conductor section; a stack of vertically positioned dielectric layers; a plurality of electrically conductive layers, each one of the plurality of electrically conductive layers being disposed on a portion of a corresponding one of stack of vertically positioned dielectric layers; and an outer conductor section disposed about, coaxial with, and electrically isolated from, the center conductor section by the stack of vertically positioned dielectric layers. The center conductor section includes: an inner portion of the plurality of electrically conductive layers; and a first plurality of staggered or offset microvias passing through dielectric layers for electrically interconnecting the inner portion of the plurality of electrically conductive layers between and central, input contact and a central, output terminal. The outer conductor section includes: an outer portion of the plurality of electrically conductive layers; and a second plurality of staggered or offset microvias passing through dielectric layers for electrically interconnecting the outer portion of the plurality of electrically conductive layers. The inner portion of one of the plurality of electrically conductive layers has a geometric shape different from a geometrical shape of the inner portion of another one of the plurality of electrically conductive layers.
With such an arrangement, the shapes minimize parasitic inductance and capacitive coupling between the center conductor section and the outer conductor and signal transmission lines.
In one embodiment, the geometrical shape of said one of the first plurality of electrically conducive layers is oval and the geometrical shape of said another one of the first plurality of electrically conductive layers is circular.
In one embodiment, the second plurality of electrically conductive vias is disposed circumferentially around the center conductor section.
In one embodiment, the microvias in the first plurality of microvias passing through one of the stack of vertically positioned dielectric layers are offset from the microvias passing through a lower one of the stack of vertically positioned dielectric layers.
In one embodiment, microvias in the second plurality of microvias passing through one of the stack of vertically positioned dielectric layers are offset from the microvias passing through a lower one of the stack of vertically positioned dielectric layers.
The details of one or more embodiments of the disclosure are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the disclosure will be apparent from the description and drawings, and from the claims.
Like reference symbols in the various drawings indicate like elements.
Referring now to
More particularly, disposed on a portion of the upper surface of dielectric layer 16a is a central, input contact 19 and an upper conductive, ground plane, layer 18a dielectrically separated from the input contact 19 by the dielectric layer 16a. Disposed within upper surface portions of the dielectric layers 16b and 16c are electrically conductive layers 18b and 18c, respectively, as shown. Disposed on a portion of the bottom of dielectric layer 16c is a lower, conductive ground plane layer 18d and a layer 18e of the base portion 21b of an output contact 21.
It is first noted that input contact 19 which typically may contact a solder ball of an MMIC, not shown, and thus may have a diameter in a range of from 0.006 inches to 0.008 inches, is much smaller than the diameter of the output contact 21 which may typically be in a range of from 0.034 inches to 0.044 inches to contact with a another RF component, such as, for example, a circulator, not shown, mounted to a printed wiring board (PWB), not shown, such PWB having logic signal lines and power lines. Thus, the center conductor section 12 transitions the input contact 19 to the larger output contact 21 by including a plurality of electrically conductive layers 18bI and 18cI having sizes that progressively increase from the input contact 19 to the output contact 21; the electrically conductive layers 18bI and 18cI being electrically interconnected by staggered microvias 20a-20g passing through dielectric layers 16a-16c to electrically interconnect the input contact 19, the plurality of electrically conductive layers 18bI, 18cI and conductive layer 18e of the base portion 21b of output contact 21, as shown.
It is also noted that the inner portion 18bI, 18cI, of the plurality of electrically conductive layers 18b, 18c, respectively, and layer 18e are part in the center conductor section 12 are dielectrically separated from outer portions 18bO, 18cO of the electrically conductive layers 18b and 18c, respectively. The outer portions 18bO, 18cO of the electrically conductive layers 18b and 18c, layer 18a, and layer 18d are part of the outer conductor section 14. The inner portion 18bI, 18cI, of the plurality of electrically conductive layers 18b, 18c, respectively, and layer 18e are dielectrically separated from the outer portions 18bO, 18cO of the electrically conductive layers 18b and 18c, layer 18a, and layer 18d by intermediate portions of the dielectric layers 16a, 16b and 16c, as shown. As noted above, the input contact 19 disposed on a portion of the upper surface of dielectric layer 16a is dielectrically separated from the electrically conductive layer 18a by portions of dielectric layer 16a and the conductive layer 18e forming a base portion 21b of output contact 21 is disposed on the bottom surface of dielectric layer 16c and is dielectrically separated from the electrically conductive layer 18d by portions of dielectric layers 16c, as shown.
More particularly, and referring to
Still more particularly, microvia 20a is disposed along a central axis 24 of the coaxial transmission line structure 10, passes through dielectric layer 16a and is used to electrically connect the central, input contact 19 to the inner portion 18bI of conductive layer 18b. Microvias 20b and 20c are disposed along a diameter along line 2A-2A in
It is noted that the inner portion 18bI of electrically conductive layer 18b is oval-shaped while the inner portion layer 18cI of electrically conductive layer 18c and the conductive layer 18e are circular shaped. The reason for this difference in shape between the electrically conductive layer 18b and the electrically conductive layers 18c and 18e is that the oval shape of inner portion 18b, for example, minimizes the shunt capacitive coupling between the inner conductor section 12 and the outer conductor structure 14. In addition, the parasitic inductance is reduced on the inner conductor section 12 due to multiple, staggered microvias 20b, c and 20d, 20e, 20f, and 20g that share RF current, reduce current density on the inner conductor section 12 and, thus, reduce the parasitic inductance of the inner conductor section 12. Further, the oval shape provides the mechanical interconnection between the two microvias 20b and 20c
Referring now to
Referring again to
A number of embodiments of the disclosure have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the disclosure. For example, or for example, the diameter of, the coaxial transmission line structure 10 may be larger or smaller than that shown in which case the number of microvias will become correspondingly larger or smaller. Likewise the number and/or thicknesses of dielectric layers may be different, depending on the operating wavelength and power handling requirements of the coaxial transmission line structure 10 from that shown. Accordingly, other embodiments are within the scope of the following claims.
Number | Name | Date | Kind |
---|---|---|---|
4175257 | Smith | Nov 1979 | A |
4733172 | Smolley | Mar 1988 | A |
5084651 | Farney | Jan 1992 | A |
5218322 | Allison | Jun 1993 | A |
5347086 | Potter et al. | Sep 1994 | A |
5668509 | Hoffmeister | Sep 1997 | A |
6486414 | Kobayashi | Nov 2002 | B2 |
7463122 | Kushta | Dec 2008 | B2 |
9577035 | Hurwitz et al. | Feb 2017 | B2 |
9980370 | Kashiwakura | May 2018 | B2 |
20020166689 | Maetani | Nov 2002 | A1 |
20040069529 | Oggioni et al. | Apr 2004 | A1 |
20060097906 | Heide | May 2006 | A1 |
20080291115 | Doan | Nov 2008 | A1 |
20090133913 | Kushta et al. | May 2009 | A1 |
20110267152 | Lee | Nov 2011 | A1 |
Number | Date | Country |
---|---|---|
1 928 053 | Jun 2008 | EP |
2 398 430 | Aug 2004 | GB |
Entry |
---|
Harjinder Ladhar and Sundar Sethuraman, Assembly Issues with Microvia Technologies, Solectron Corporation, Journal of SMT, vol. 17 Issue 1, 2004, pp. 41-47 (7 pages). |
Happy Holden, Lead-Free Reflow for High-Layer-Count PCBs, Retired and Michael Carano, OMG Electronic Chemicals, LLC., The PCB Magazine Apr. 2014, pp. 12-25 (14 pages). |
Paul Reid, HDI PWB Reliability, The PCB Magazine, Apr. 2014, pp. 26-32 (7 pages). |
Bob Gallant, Process for Blind Microvia Filling and Through-hole Metallization of High-Density Interconnects, Enthone, Inc., SMTAI, 2006, 6 pages. |
Mumtaz Y. Bora, Qualification of ALIVH-G Boards for Handset Assembly, Kyocera Wireless Corporation, SMTAI, 2005, pp. 606-610 (5 pages). |
Venky Sundaram, Venky Sundaram, Hunter Chan, Rao Tummala, Super High Density Two Metal Layer Ultra-Thin Organic Substrates for Next Generation System-on-System Package (SOP), SIP and Utra-Fine Pitch Flip-Chip Packages, Microsystems Packaging Research Center, Georgia Tech., Atotech, Rogers Corp.. Hugh Roberts. Pan Pacific, 2009, pp. 128-133 (6 pages). |
Christian Romero, Jeongho Lee, and Youngdo Kweon, A High Dense Organic Interposer with Fine Feature Size for Advanced Packaging Applications, Advanced Circuit Interconnect Division, Samsung ElectroMechanics Co., Ltd., Proceedings of SMTA International, Rosemont, IL, Sep. 28-Oct. 4, 2014, pp. 20-26, 7 pages. |
Steve Castaldi, Dennis Fritz, Limits of Copper Plating in High Aspect Ratio Microvias, MacDermid, Inc., SMTAI, 1999, pp. 748-754 (7 pages). |
Notification of Transmittal of the International Search Report and Written Opinion of the ISA dated Oct. 18, 2018 for International Application No. PCT/US2018/040549; 1 Page. |
International Search Report dated Oct. 18, 2018 for International Application No. PCT/US2018/040549; 5 Pages. |
Written Opinion of the ISA dated Oct. 18, 2018 for International Application No. PCT/US2018/040549; 8 Pages. |
Eric Holzman, Essentials of RR aand Microwave Grounding, 3.2 Coaxial Transmission Line, Artech House, Inc, 2006. |
Number | Date | Country | |
---|---|---|---|
20190035517 A1 | Jan 2019 | US |