Hilgenstock, J., Herrmann, K., Pirsch, P., “Memory Organization of Single-Chip Video Signal Processing System with Embedded DRAM”, Proceedings of the Ninth Great Lakes Symposium on VLSI, Mar. 1999, pp. 42-45.* |
Matsuo, M., Kondo, H., Takata, Y.M Kobayashi, S., Satoh, M., Yoshida, Y., Saito, Y., Hinata, J., “A 32-bit Superscalar Microprocessor with 64-bit Processing and High Bandwidth DRAM Interface”, ICCD: VLSI in Computers an.* |
Saulsbury, A., Huang, S., Dahlgren, F., “Efficient Management of Memory Hierarchies in Embedded DRAM Systems”, ICS'99 Rhodes Greece, ACM 1999, pp. 464-473.* |
Kang, Y., Torrellas, J., Huang, T. S., “IRAM for Rasterization”, ICIP98 Proceedings, vol. 13, 1998 pp. 110-1013.* |
Cox, M. and Bhandari, N., “Architectural Implications of Hardware-Accelerated Bucket Rendering on the PC”, 1997 SIGGRAPH/Eurographics Workshop, 1997, pp. 25-34.* |
Sase, I., Shimizu, N., and Yoshikawa, T., “Multimedia LSI Accelerator with Embedded DRAM”, IEEE Micro, Nov./Dec. 1997, pp. 49-54.* |
Search Report for PCT/US 00/10634 mailed Jul. 12, 2000; 4 pages. |