Claims
- 1. A method for interfacing two communications systems having a plurality of communication signals comprising:a) asserting a Single Line Invalid signal for each of the communication signals upon detecting the presence of an inactive logic signal on the respective communication line; b) asserting a Stabilized Master Invalid signal if all of said Single Line Invalid signals remain in the invalid state for at least a first minimum predetermined period of time, and alternatively; c) deasserting said Stabilized Master Invalid signal if any one of said Single Line Invalid signals remains in the invalid state for less than a second minimum predetermined period of time.
- 2. A communications interface circuit comprising:a first circuit detecting the presence of a first signal that is at a level associated with an invalid logic signal and providing an Invalid signal responsive thereto; a second circuit generating an output signal in response to said Invalid signal, said output signal being (i) asserted if said Invalid signal remains in the invalid state for a predetermined period of time, and (ii) deasserted if said Invalid signal remains in the invalid state for less than said predetermined period of time.
- 3. The communications interface circuit as set forth in claim 2, wherein said first circuit comprises:a first subcircuit for determining the presence of said signal that is below a first level; and a second subcircuit for determining the presence of said signal that is above a second level.
- 4. The communications interface as set forth in claim 3, wherein said first and second levels are voltage levels.
- 5. The communications interface circuit as set forth in claim 2, wherein the level associated with the Invalid logic signal is within a voltage range.
- 6. A communications interface circuit comprising:a plurality of first circuits, each detecting the presence of a respective input signal that is at a level associated with an invalid logic signal and providing an Invalid signal responsive thereto; a second circuit generating an output signal in response to said plurality of Invalid signals, said output signal being (i) asserted if all of said Invalid signals remain in the invalid state for at least a predetermined period of time, and (ii) deasserted if any of said Invalid signals remain in the invalid state for less than said predetermined period of time.
- 7. The communications interface circuit as set forth in claim 6, wherein each of said first circuits comprise:a first subcircuit for determining the presence of said signal that is below a first level; and a second subcircuit for determining the presence of said signal that is above a second level.
- 8. The communications interface as set forth in claim 7, wherein said first and second levels are voltage levels.
- 9. The communications interface circuit as set forth in claim 6, wherein the level associated with the Invalid logic signals is within a voltage range.
- 10. A method of interfacing two communications systems comprising:for a plurality of communication signals, detecting whether all of the communication signals are at a level associated with an Invalid logic signal; when at least one of the communication signals is not at a level associated with an invalid logic signal, providing an Invalid signal indicative of the presence of at least one valid communication signal; and when all of the communication signals have been at a level associated with an Invalid logic signal for at least a predetermined time, providing an Invalid signal indicative of the absence of any valid communication signal.
- 11. A method of interfacing two communications systems comprising:for a plurality of communication signals, detecting whether all of the communication signals are at a level associated with an Invalid logic signal; when at least one of the communication signals is not at a level associated with an invalid logic signal, providing an Invalid signal indicative of the presence of at least one valid communication signal; and when all of the communication signals have been at a level associated with an Invalid logic signal for longer than a valid logic signal will temporarily be at a level associated with an invalid logic signal, providing an Invalid signal indicative of the absence of any valid communication signal.
Parent Case Info
The present application is a continuation of U.S. patent application Ser. No. 08/715,927 filed Sep. 19, 1996 now U.S. Pat. No. 6,000,003 which is a continuation-in-part of U.S. patent application Ser. No. 08/534,954 filed Sep. 28, 1995 which is a continuation-in-part of U.S. patent application Ser. No. 08/315,130 filed Sep. 29, 1994. Both applications are assigned to the assignee of the present invention.
US Referenced Citations (22)
Foreign Referenced Citations (2)
Number |
Date |
Country |
0573204A2 |
May 1993 |
EP |
82108048 |
Nov 1994 |
TW |
Non-Patent Literature Citations (2)
Entry |
Winbond W83767 Super I/O Data Sheet, pp. 1, 23, 24, and 29, Apr. 1995. |
IBM Technical Disclosure Bulletin, Power Supply Control Via Monitoring of Communications Signals, Apr. 4, 1995, p. 463, vol. 38, No. 4. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
08/715927 |
Sep 1996 |
US |
Child |
09/436931 |
|
US |
Continuation in Parts (2)
|
Number |
Date |
Country |
Parent |
08/534954 |
Sep 1995 |
US |
Child |
08/715927 |
|
US |
Parent |
08/315130 |
Sep 1994 |
US |
Child |
08/534954 |
|
US |