Compact cubic function generator

Information

  • Patent Grant
  • 6404245
  • Patent Number
    6,404,245
  • Date Filed
    Friday, November 3, 2000
    25 years ago
  • Date Issued
    Tuesday, June 11, 2002
    23 years ago
Abstract
A transfer function generator which generates an output that is a cubic function of the input for use in low voltage, high frequency applications. The cubic function generator creates a signal path through high speed npn devices, thereby allowing the use of high frequencies. Further, the topography of the cubic function generator requires a voltage drop across only two semiconductor devices, thereby allowing use of the circuit in low voltage applications.
Description




BACKGROUND




1. Field of the Invention




The present invention relates to the field of transfer function generators. More specifically, the present invention relates to a low voltage, high frequency cubic function generator.




2. Description of the Related Art




Function generators are circuits having an output-input characteristic which can be set to approximate a given curve. Circuits that generate an output having a cubic relationship to the input are known as cubic function generators.




Function generators are used for a variety of purposes. For example, in wireless communication systems, a function generator may be used to tune a power amplifier to obtain the desired output from the power amplifier. The function generator provides a tuning signal to the power amplifier to offset the natural behavior of the amplifier.




In many systems today, especially in the digital environment, function generators are required to perform at high speeds. For example, many circuits operate at frequencies in the gigahertz range. In addition to the speed requirements, many digital systems are low voltage, requiring a function generator capable of operating at approximately 2 volts. If the function generator only needs to produce a quadratic function, the voltage criteria is easily met. However, existing circuits do not meet these specifications when a cubic function is required.




What is needed is a compact, cubic function generator capable of operating at high frequencies and low voltages. Specifically, a circuit is required that generates a cubic function while operating at approximately 2 volts and at frequencies up to and including the gigahertz range.




SUMMARY OF THE INVENTION




The present invention generates a cubic transfer function for low voltage, high frequency applications. The cubic function generator of the present invention may be used, for example, in a control loop to linearize the output of a power amplifier in high speed wireless communication circuits.




The present invention generates a cubic transfer function while maintaining a voltage drop across only two active devices. This allows the present invention to operate with low voltage applications, specifically applications requiring a voltage drop of approximately 2 volts. Also, the circuit of the present invention may be formed on a semiconductor wafer, thereby enabling the circuit to operate at high frequencies.




One embodiment of the present invention comprises a cubic function generator comprising a first current source having a first terminal and a second terminal and a first transistor having a base, an emitter, and a collector, wherein the second terminal of the first current source is coupled to the base of the first transistor and the second terminal of the first current source is coupled to the collector of the first transistor. A first diode and a second diode are included, wherein the anode of the first diode is coupled to the second terminal of the first current source, the cathode of the first diode is coupled to the anode of the second diode, and the cathode of the second diode is coupled to ground. A second transistor has a base, an emitter, and a collector, wherein the emitter of the first transistor is coupled to the base of the second transistor, the emitter of the second transistor being coupled to ground. A third transistor has a base, an emitter, and a collector, wherein the emitter of the first transistor is coupled to the collector of the third transistor, the emitter of the third transistor being coupled to ground. A third diode and a fourth diode are included, wherein the cathode of the third diode and the anode of the fourth diode are coupled to the base of the third transistor while the cathode of the fourth diode is coupled to ground. A second current source has a first terminal and a second terminal, the second terminal of the second current source being coupled to the anode of the third diode and the first terminal of the second current source being coupled to the collector of the first transistor. A fourth transistor has a base, an emitter, and a collector, wherein the base of the first transistor is coupled to the anode of the third diode and the second terminal of the second current source is coupled to the collector of the fourth transistor. A fifth transistor has a base, an emitter, and a collector, wherein the emitter of the fourth transistor and the collector of the second transistor are coupled to the base of the fifth transistor, while the emitter of the fifth transistor is coupled to ground.




One embodiment of the invention comprises a first current source (I


3


) and a second current source (I


c


). The second current source is dependent from the first current source so as to create an output (I


out


) that is a cubic function of the second current source in relation to the first current source so that:







I
out

=


I
3
3


I
c
2












wherein the maximum voltage of the cubic function generator is 2* (V


be


+V


ce(sat)


).











BRIEF DESCRIPTION OF THE DRAWINGS




These and other features and advantages of the invention will become more apparent upon reading the following detailed description and upon reference to the accompanying drawings.





FIG. 1

illustrates components of a wireless communication system appropriate for use with an embodiment of the invention.





FIG. 2

is a block diagram showing a portion of the mobile unit of FIG.


1


.





FIG. 3

is a schematic circuit diagram of a prior art cubic function generator.





FIG. 4

is a schematic circuit diagram of a first portion of the cubic function generator according to the present invention.





FIG. 5

is a schematic circuit diagram of a second portion of the cubic function generator according to the present invention.





FIG. 6

is a schematic circuit diagram of the cubic function generator of the present invention.





FIG. 7

illustrates the experimental results showing the output of a power amplifier being tuned by the cubic function generator according to FIG.


6


.











DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT





FIG. 1

illustrates components of a wireless communication system. A mobile switching center


102


communicates with a base station


104


. The base station


104


broadcasts data to and receives data from mobile units


106


within a cell


108


. The cell


108


is a geographic region, roughly hexagonal, having a radius of up to 35 kilometers or possibly more.




The mobile unit


106


is capable of receiving data from and transmitting data to a base station


104


in compliance with the Global System for Mobile communications (GSM). GSM is a communication standard permitting mobile users of wireless communication devices to exchange data over a telephone system wherein radio signals carry data to and from the wireless devices. Under the GSM standard, additional cells adjacent to the cell


108


permit mobile units


106


to cross cell boundaries without interrupting communications. This is because base stations


104


in adjacent cells assume the task of transmitting and receiving data for the mobile units


106


. The mobile switching center


102


coordinates all communication to and from mobile units


106


in a multi-cell region, thus the mobile switching center


102


may communicate with many base stations


104


.




The mobile units


106


may move about freely within the cell


108


while communicating either voice or data. The mobile units


106


not in active communication with other telephone system users may, nevertheless, scan base station


104


transmissions in the cell


108


to detect any telephone calls or paging messages directed to the mobile unit


106


.




One example of such a mobile unit


106


is a cellular telephone used by a pedestrian who, expecting a telephone call, powers on the cellular telephone while walking in the cell


108


. The cellular telephone synchronizes communication with the base station


104


. The cellular telephone then registers with the mobile switching center


102


to make itself known as an active user within the GSM network.




As discussed in further detail below, the mobile unit


106


scans data frames broadcast by the base station


104


to detect any telephone calls or paging messages directed to the cellular telephone. In this call detection mode, the mobile unit


106


receives, stores and examines paging message data, and determines whether the data contains an identifier matching an identifier of the mobile unit


106


. If a match is detected, the mobile unit


106


establishes a call with the mobile switching center


102


via the base station


104


. If no match is detected, the mobile unit


106


enters an idle state for a predetermined period of time, then exits the idle state to receive another transmission of paging message data.




A common implementation of the GSM system uses frequencies in the


900


megahertz (MHz) range. In particular, mobile units


106


transmit in the 890-915 MHz range and base stations


104


transmit in the higher 935-960 MHz range. Each 25 MHz range is divided into 125 radio frequency channels, each having a width of 200 kilohertz (kHz). The direction of communication from a mobile unit


106


to a base station


104


is referred to as uplink, and the direction from a base station


104


to a mobile unit


106


is referred to as downlink.





FIG. 2

illustrates a portion of the mobile unit


106


. The mobile unit


106


contains a power amplifier


205


to increase the power of an input signal


210


. The input signal


210


is amplified, and the result is an output signal


215


. The output signal


215


is related to the input signal


210


based upon the inherent function of the power amplifier


205


. For example, if the power amplifier is inherently non-linear, the output signal


215


will be an amplified, non-linear version of the input signal


210


.




If a linear output signal


215


is desired, the inherent function of the power amplifier


205


may be compensated for by the use of a control input


240


. A signal which compensates for the function of the power amplifier


205


is supplied at the control input


240


. The compensating signal is supplied by a function generator


220


. The function generator


220


may be selected as required by the inherent function of the power amplifier


205


. For example, if the power amplifier


205


produces an output signal related to the input signal by 1/x


2


, the function generator


220


should be designed to produce a quadratic function. If the power amplifier


205


produces an output signal related to the input signal by 1/x


3


, the function generator


220


should be designed to produce a cubic function. A reference voltage


230


is supplied as an input to the function generator


230


. A second input


225


to the function generator is a feedback loop of the output signal


215


. Providing the output signal


215


in a feedback loop to be an input to the function generator


220


enhances the overall linearity of the entire circuit.




Many power amplifiers produce an output signal related to the input signal by 1/x


3


. A prior art circuit


300


used to provide a cubic function to compensate for these power amplifiers is shown in FIG.


3


. The circuit


300


comprises diodes D


1


-D


3


, transistors Q


1


-Q


3


, and current sources I


in


, I


1


and I


2


.




A first terminal of the current source I


in


, is connected to the positive voltage rail


310


. The positive voltage rail


310


is at a voltage V


cc


. A second terminal of the current source I


in


, is connected to the anode of the diode D


1


and to the base of the transistor Q


1


. The cathode of the diode D


1


is connected to the anode of the diode D


2


.




The cathode of the diode D


2


is connected to the anode of the diode D


3


. The cathode of the diode D


3


is connected to circuit ground


315


.




The collector of the transistor Q


1


is connected to the positive voltage rail


310


. The emitter of the transistor Q


1


is connected to the base of the transistor Q


2


and to a first terminal of the current source I


1


. The second terminal of the current source I


1


, is connected to circuit ground


315


.




The collector of the transistor Q


2


is connected to the positive voltage rail


310


. The emitter of the transistor Q


2


is connected to the base of the transistor Q


3


and to a first terminal of the current source


12


. The second terminal of the current source I


2


is connected to circuit ground


315


. The emitter of the transistor Q


3


is connected to circuit ground


315


and the collector of the transistor Q


3


supplies the output current I


out


.




In operation, the circuit


300


generates the cubic part of the transfer function so that:










I
out

=


I

3



I
1



I
2






2












However, the circuit


300


only functions at voltages at or above approximately 3 volts. This is because the topography of the circuit requires a voltage of 3*(V


be


,+V


ce(sat)


), and the value of V


be


may be as high as 0.8-0.9 volts, while the value of V


ce(sat)


is 0.3 volts. The 3 volt limit makes the circuit unusable for many applications. For example, many low-voltage power amplifiers have a maximum voltage requirement of 2.7 volts.




A cubic function generator


600


according to the present invention is shown in

FIGS. 4-6

. The cubic function generator


600


is designed to work in high-frequency, low voltage applications. In

FIG. 4

, the first portion


400


of the cubic function generator


600


is shown. The first portion


400


comprises diodes D


4


and D


5


, transistors Q


4


and Q


5


, and current sources I


c


and I


3


.




A first terminal of current source I


c


is connected to the positive voltage rail


410


. The positive voltage rail


410


is at a voltage V


cc


. A second terminal of the current source I


c


is connected to the anode of the diode D


4


and to the base of the transistor Q


4


. The cathode of the diode D


4


is connected to the anode of the diode D


5


. The cathode of the diode D


5


is connected to circuit ground


415


.




The collector of the transistor Q


4


is connected to the positive voltage rail


410


. The emitter of the transistor Q


4


is connected to the base of the transistor Q


5


and to a first terminal of the current source


13


. The second terminal of the current source I


3


is connected to circuit ground


415


. The collector of the transistor Q


5


outputs a current value I


par


. The emitter of the transistor Q


5


is connected to the circuit ground


415


.




Based upon Kirchhoffs voltage law, the voltages across the diodes D


4


and D


5


must be equal to the voltages across the transistors Q


4


and Q


5


. This may be expressed as follows:






V


be4


+V


be5


=V


d4


+V


d5


  3






The current through a semiconductor device is defined according to Schottky's equation as follows:






I


c


=I


s


e


V






sd






/V






t




  4






In Schottky's equation, I


c


is the current through the collector of the transistor, I


s


is the saturation current of the transistor, V


sd


is the voltage across the semiconductor device, and V


t


is the thermal voltage. By solving Schottky's equation for V


sd


and making the appropriate substitutions, the equation for the voltages across the diodes and the transistors is as follows:












V
t



ln


(


I
3


I
s


)



+


V
t



ln


(


I
par


I
s


)




=

2






V
t



ln


(


I
c


I
s


)






5












The thermal voltage V


t


is a constant of 25.9 millivolts. Assuming that the diodes D


4


-D


5


and the transistor Q


4


-Q


5


are the same size, then equation (4) may be simplified as follows:












I
3



I
par



I
s
2


=


(


I
c


I
s


)

2




6












This equation may be further simplified to be:










I
par

=


I
c
2


I
3





7












Therefore, the first portion


400


of the cubic function generator


600


produces an output current I


par


that is a quadratic function of the input current I


c


.




The second portion


500


of the cubic function generator


600


is shown in FIG.


5


. The second portion


500


comprises diodes D


6


and D


7


, transistors Q


6


-Q


8


, and current sources I


par


and I


3


.




A first terminal of current source I


3


is connected to the positive voltage rail


510


. The positive voltage rail


510


is at a voltage V


cc


. A second terminal of the current source I


3


is connected to the anode of the diode D


6


and to the base of the transistor Q


7


. The cathode of the diode D


6


is connected to the anode of the diode D


7


and to the base of the transistor Q


6


. The collector of the transistor Q


6


receive a current I


3


and the emitter of the transistor Q


6


is connected to the circuit ground


515


. The cathode of the diode D


7


is also connected to the circuit ground


515


.




The collector of the transistor Q


7


is connected to the positive voltage rail


510


. The emitter of the transistor Q


7


is connected to the base of the transistor Q


8


and to a first terminal of the current source I


par


. The second terminal of the current source I


par


is connected to the circuit ground


515


. The collector of the transistor Q


8


outputs a current value I


out


. The emitter of the transistor Q


8


is connected to the circuit ground


515


.




Again, Kirchhoff's voltage law may be used to express the voltages across the diodes D


6


and D


7


as equal to the voltages across the transistors Q


7


and Q


8


. This expression is as follows:






V


be7


+V


be8


=V


d6


+V


d7


  8






Solving Schottky's equation for V


sd


and making the appropriate substitutions, the equation for the voltages across the diodes and the transistors is as follows:












V
t



ln


(


I
par


I
s


)



+


V
t



ln


(


I
out


I
s


)




=

2


V
t



ln


(


I
3


I
s


)






9












which may be simplified to:










I
out

=


I
3
2


I
par





10












Therefore, the output current I


out


of the second portion


500


of the cubic function generator


600


is a quadratic function of the input current I


3


.




The first section


400


and the second section


500


of the cubic function generator


600


may be combined and simplified to produce the circuit of FIG.


6


. The cubic function generator


600


comprises diodes D


4


-D


7


, transistors Q


4


-Q


8


, and current sources I


c


and I


3


.




A first terminal of current source I


c


is connected to the positive voltage rail


610


. The positive voltage rail


610


is at a voltage V


cc


. A second terminal of the current source I


c


is connected to the anode of the diode D


4


and to the base of the transistor Q


4


. The cathode of the diode D


4


is connected to the anode of the diode D


5


. The cathode of the diode D


5


is connected to circuit ground


615


.




The collector of the transistor Q


4


is connected to the positive voltage rail


610


. The emitter of the transistor Q


4


is connected to the base of the transistor Q


5


and to the collector of the transistor Q


6


. The collector of the transistor Q


5


is connected to the emitter of the transistor Q


7


and the base of the transistor Q


8


. The emitter of the transistor Q


5


is connected to the circuit ground


615


.




The emitter of the transistor Q


6


is connected to the circuit ground


615


. The base of the transistor Q


6


is connected to the cathode of the diode D


6


and the anode of the diode D


7


. The cathode of the diode D


7


is connected to the circuit ground


615


. The anode of the diode D


6


is connected to a second terminal of the current source I


3


and to the base of the transistor Q


7


. A first terminal of current source I


3


is connected to the positive voltage rail


610


.




The collector of the transistor Q


7


is connected to the positive voltage rail


610


. As stated above, the emitter of the transistor Q


7


is connected to the collector of the transistor Q


5


and to the base of the transistor Q


8


. The emitter of the transistor Q


8


is connected to the circuit ground


615


. The collector of the transistor Q


8


outputs a current value I


out


. Combining the solution to the output I


out


of the second portion


500


of the cubic function generator


600


with the solution to the output I


par


of the first portion


400


of the cubic function generator


600


results in the following:










I
out

=


I
3
3


I
c
2





11












This is the cubic function desired. However, the topography of the cubic function generator


600


allows generates the desired output current I


out


with a maximum voltage of 2*(V


be


+V


ceSat)


). This allows the use of the cubic function generator


600


in low voltage (approximately 2 volts) applications. Further, the signal path of the cubic function generator


600


is through high speed npn devices, thereby making use of the cubic function generator


600


in high frequency applications feasible.




The value of the input current I


3


may also be controlled to trim the transfer function. By varying the input current I


3


, a controllable output I


out


is generated as follows:










I
out

=



(

K
*

I
3


)

3


I
c
2





12













FIG. 7

illustrates a graph


700


showing experimental results using the cubic function generator


600


as a shaper input to a power amplifier as in FIG.


2


. For the experiment, the power amplifier produced an output signal related to the input signal substantially by 1/x


3


. The test was conducted using the setup of

FIG. 2

, with the function generator


220


being replaced by the specific cubic function generator


600


. The graph


700


charts the input


210


on the horizontal axis


705


and the output


215


on the vertical axis


710


. The cubic function generator


600


causes the output


215


of the power amplifier


205


to be approximately linear, as evidenced by output curve


720


.




Numerous variations and modifications of the invention are possible. Accordingly, the invention may be embodied in other specific forms without departing from its spirit or essential characteristics. The detailed embodiment is to be considered in all respects only as illustrative and not restrictive and the scope of the invention is, therefore, indicated by the appended claims rather than by the foregoing description. All changes which come within the meaning and range of equivalency of the claims are to be embraced within their scope.



Claims
  • 1. A cubic function generator comprising:a first current source; a first pair of diodes connected serially and configured to conduct a current corresponding to the first current source; a second current source; a second pair of diodes connected serially and configured to conduct a current corresponding to the second current source; a first pair of transistors with respective base-emitter junctions connected serially with respect to each other and in parallel with the first pair of diodes to form a closed loop, wherein one transistor with a base terminal connected to an anode of the serially connected first pair of diodes is coupled to a current source configured to conduct a current corresponding to the second current source via the emitter terminal, and the other transistor with an emitter terminal connected to a cathode of the serially connected first pair of diodes conducts a first output current that is a quadratic function of the first current source; and a second pair of transistors with respective base-emitter junctions connected serially with respect to each other and in parallel with the second pair of diodes to form a closed loop, wherein one transistor with a base terminal connected to an anode of the serially connected second pair of diodes conducts a current corresponding the first output current, and the other transistor with an emitter terminal connected to a cathode of the serially connected second pair of diodes conducts a second output current that is cubic function of the second current source.
  • 2. The cubic function generator of claim 1, wherein the cubic function generator operates at approximately 2 volts.
  • 3. The cubic function generator of claim 1, wherein the cubic function generator operates at speeds up to and including the gigahertz range.
  • 4. The cubic function generator of claim 1, wherein the cubic function generator is formed of semiconductor materials.
  • 5. The cubic function generator of claim 1, wherein the first pair of transistors and the second pair of transistors are npn devices.
  • 6. The cubic function generator of claim 5, wherein the cubic function generator is used to tune a power amplifier in a wireless communication system.
  • 7. A transfer function generator comprising a first portion and a second portion, wherein the first portion is substantially similar to the second portion and each portion further comprising:a first diode and a second diode connected in series and configured to conduct a first current determined by a current source; a first transistor and a second transistor with base-emitter junctions connected in series with respect to each other and connected in parallel with respect to the diodes, wherein the first transistor with a base terminal connected to an anode of the first diode is configured to conduct a second current causing the second transistor with an emitter terminal connected to a cathode of the second diode to conduct an output current that is proportional to a quadratic function of the first current and inversely proportional to the second current; and wherein the second current of the first portion is determined by the current source of the second portion and provided by a current source configured to conduct a current corresponding to the current source of the second portion and coupled to an emitter terminal of the first transistor in the first portion, and the second current of the second portion is determined by the output current of the first portion, thereby producing the output current of the second portion that is proportional to a cubic function of the current source of the second portion and inversely proportional to a quadratic function of the current source of the first portion.
  • 8. The transfer function generator of claim 7, wherein the first transistor and the second transistor are NPN devices.
  • 9. The transfer function generator of claim 7, wherein the output current of the second portion is provided to linearize an output of a power amplifier.
  • 10. The transfer function generator of claim 9, wherein the current source of the first portion corresponds to a reference voltage, and the current source of the second portion corresponds to the output of the power amplifier.
Parent Case Info

This application is a continuation of U.S. patent application Ser. No. 09/148,568, filed on Sep. 4, 1998, now U.S. Pat. No. 6,160,427.

US Referenced Citations (5)
Number Name Date Kind
5557194 Kato Sep 1996 A
5619122 Kearney et al. Apr 1997 A
5642066 Burke Jun 1997 A
5719533 Shibuya et al. Feb 1998 A
6002291 Gilbert Dec 1999 A
Non-Patent Literature Citations (3)
Entry
Yamakawa et al., “An n-th Power Function Generator and an n-th Rooter in Current Mode”, Transactions of the Institute of Electronics and Communication Engineers of Japan, vol. E65, No. 10, pp. 586-587, Oct. 10, 1982.*
Yamakawa, et al., “An n-th Power Function generator and n-th Rooter in Current Mode”, Transactions of the Institute of Electronics and Communication Engineers of Japan, Section E, JP, Inst. of Electronics & Communic. Engineers of Japan, Tokyo, vol. E65, No. 10, pp. 586-587, Oct. 10, 1982.
Platzer, Jr., “Using Transistor Circuits to Multiply and Divide”, Electronics vol. 39, No. 7, pp. 109-115, Apr. 4, 1966.
Continuations (1)
Number Date Country
Parent 09/148568 Sep 1998 US
Child 09/706483 US