Component-dependent sub-block dividing

Abstract

Devices, systems and methods for sub-block based prediction are described. In a representative aspect, a method for video encoding includes partitioning, based on a first rule, a luma component of a block of video data into a first set of sub-blocks. The method also includes partitioning, based on a second rule, a first chroma component of the block of video data into a second set of sub-blocks. The first and the second set of sub-blocks include different numbers of sub-blocks. The method also includes performing a subsequent motion prediction based on the first and the second set of sub-blocks.

Description

TECHNICAL FIELD

This patent document is directed generally to image and video coding and decoding technologies.

BACKGROUND

Motion compensation is a technique in video processing to predict a frame in a video, given the previous and/or future frames by accounting for motion of the camera and/or objects in the video. Motion compensation can be used in the encoding and decoding of video data for video compression.

SUMMARY

Devices, systems and methods related to sub-block based prediction for image and video coding are described.

In one representative aspect, the disclosed technology may be used to provide a method for video encoding. This method includes partitioning, based on a first rule, a luma component of a block of video data into a first set of sub-blocks. The method also includes partitioning, based on a second rule, a first chroma component of the block of video data into a second set of sub-blocks. The first and the second set of sub-blocks include different numbers of sub-blocks. The method also includes performing a subsequent motion prediction based on the first and the second set of sub-blocks.

In another representative aspect, the disclosed technology may be used to provide a method for video decoding. The method includes receiving a block of video data that comprises a luma component and at least a first chroma component, processing the luma component partitioned into a first set of sub-blocks, processing the first chroma component partitioned into a second set of sub-blocks, and reconstructing the block of video data based on the processing of the luma component and the first chroma component. The first and the second set of sub-blocks include different numbers of sub-blocks.

In yet another representative aspect, the above-described method is embodied in the form of processor-executable code and stored in a computer-readable program medium.

In yet another representative aspect, a video encoder apparatus may implement a method as described herein.

In yet another representative aspect, a video decoder apparatus may implement a method as described herein.

The above and other aspects and features of the disclosed technology are described in greater detail in the drawings, the description and the claims.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows an example of sub-block based prediction.

FIG. 2 shows an example of a simplified affine motion model.

FIG. 3 shows an example of an affine motion vector field (MVF) per sub-block.

FIG. 4 shows an example of motion prediction using the alternative temporal motion vector prediction (ATMVP) algorithm for a coding unit (CU).

FIG. 5 shows an example of a coding unit (CU) with sub-blocks and neighboring blocks used by the spatial-temporal motion vector prediction (STMVP) algorithm.

FIG. 6 shows an example of an optical flow trajectory used by the bi-directional optical flow (BIO) algorithm.

FIG. 7 shows an example of bilateral matching in the frame-rate up conversion (FRUC) algorithm.

FIG. 8 shows an example of template matching in the FRUC algorithm.

FIG. 9 shows an example of sub-blocks for different components with the 4:2:0 format in JEM.

FIG. 10 shows an example of sub-blocks for different components with the 4:2:0 format in accordance with the disclosed technology.

FIG. 11 shows another example of sub-blocks for different components with the 4:2:0 format in accordance with the disclosed technology.

FIG. 12 shows yet another example of sub-blocks for different components with the 4:2:0 format in accordance with the disclosed technology.

FIG. 13 shows a flowchart of an example method for sub-block based prediction in accordance with the disclosed technology.

FIG. 14 shows a flowchart of another example method for sub-block based prediction in accordance with the disclosed technology.

FIG. 15 is a block diagram illustrating an example encoding apparatus that can be utilized to implement various portions of the presently disclosed technology.

FIG. 16 is a block diagram illustrating an example encoding apparatus that can be utilized to implement various portions of the presently disclosed technology.

FIG. 17 is a block diagram illustrating an example of the architecture for a computer system or other control device that can be utilized to implement various portions of the presently disclosed technology.

FIG. 18 shows a block diagram of an example embodiment of a mobile device that can be utilized to implement various portions of the presently disclosed technology.

DETAILED DESCRIPTION

Due to the increasing demand of higher resolution video, video coding methods and techniques are ubiquitous in modern technology. Video codecs typically include an electronic circuit or software that compresses or decompresses digital video, and are continually being improved to provide higher coding efficiency. A video codec converts uncompressed video to a compressed format or vice versa. There are complex relationships between the video quality, the amount of data used to represent the video (determined by the bit rate), the complexity of the encoding and decoding algorithms, sensitivity to data losses and errors, ease of editing, random access, and end-to-end delay (latency). The compressed format usually conforms to a standard video compression specification, e.g., the High Efficiency Video Coding (HEVC) standard (also known as H.265 or MPEG-H Part 2), the Versatile Video Coding standard to be finalized, or other current and/or future video coding standards.

Sub-block based prediction is first introduced into the video coding standard by the High Efficiency Video Coding (HEVC) standard. With sub-block based prediction, a block, such as a Coding Unit (CU) or a Prediction Unit (PU), is divided into several non-overlapped sub-blocks. Different sub-blocks may be assigned different motion information, such as reference index or motion vector (MV), and motion compensation (MC) is performed individually for each sub-block. FIG. 1 shows an example of sub-block based prediction.

Embodiments of the disclosed technology may be applied to existing video coding standards (e.g., HEVC, H.265) and future standards to improve runtime performance. Section headings are used in the present document to improve readability of the description and do not in any way limit the discussion or the embodiments (and/or implementations) to the respective sections only.

Future video coding technologies are explored using a reference software known as the Joint Exploration Model (JEM). In JEM, sub-block based prediction is adopted in several coding tools, such as affine prediction, alternative temporal motion vector prediction (ATMVP), spatial-temporal motion vector prediction (STMVP), bi-directional optical flow (BIO), Frame-Rate Up Conversion (FRUC), Locally Adaptive Motion Vector Resolution (LAMVR), Overlapped Block Motion Compensation (OBMC), Local Illumination Compensation (LIC), and Decoder-side Motion Vector Refinement (DMVR).

In HEVC, only a translation motion model is applied for motion compensation prediction (MCP). However, the camera and objects may have many kinds of motion, e.g. zoom in/out, rotation, perspective motions, and/or other irregular motions. JEM, on the other hand, applies a simplified affine transform motion compensation prediction. FIG. 2 shows an example of an affine motion field of a block 200 described by two control point motion vectors V₀ and V₁. The motion vector field (MVF) of the block 200 can be described by the following equation:

$\begin{array}{cc}\{\begin{array}{c}{v}_x=\frac{\left(v_{1x}-v_{0x}\right)}{w}x-\frac{\left(v_{1y}-v_{0y}\right)}{w}y+v_{0x}\\ v_y=\frac{\left(v_{1y}-v_{0y}\right)}{w}x+\frac{\left(v_{1x}-v_{0x}\right)}{w}y+v_{0y}\end{array}& \mathrm{Eq}.\left(1\right)\end{array}$

FIG. 3 shows an example of affine MVF per sub-block for a block 300. To derive motion vector of each M×N sub-block, the motion vector of the center sample of each sub-block can be calculated according to Eq. (1), and rounded to the motion vector fraction accuracy (e.g., 1/16 in JEM). Then the motion compensation interpolation filters can be applied to generate the prediction of each sub-block with derived motion vector. After the MCP, the high accuracy motion vector of each sub-block is rounded and saved as the same accuracy as the normal motion vector.

In the JEM, there are two affine motion modes: AF_INTER mode and AF_MERGE mode. For CUs with both width and height larger than 8, AF_INTER mode can be applied. An affine flag in CU level is signaled in the bitstream to indicate whether AF_INTER mode is used. In the AF_INTER mode, a candidate list with motion vector pair is constructed using the neighboring blocks. When a CU is applied in AF_MERGE mode, it gets the first block coded with an affine mode from the valid neighboring reconstructed blocks. The non-merge affine mode can be used only when the width and the height of the current block are both larger than 8; the merge affine mode can be used only when the area (i.e. width×height) of the current block is not smaller than 64.

In the Alternative Temporal Motion Vector Prediction (ATMVP) method, the temporal motion vector prediction (TMVP) method is modified by fetching multiple sets of motion information (including motion vectors and reference indices) from blocks smaller than the current CU.

FIG. 4 shows an example of ATMVP motion prediction process for a CU 400. The ATMVP method predicts the motion vectors of the sub-CUs 401 within a CU 400 in two steps. The first step is to identify the corresponding block 451 in a reference picture 450 with a temporal vector. The reference picture 450 is also referred to as the motion source picture. The second step is to split the current CU 400 into sub-CUs 401 and obtain the motion vectors as well as the reference indices of each sub-CU from the block corresponding to each sub-CU.

In the first step, a reference picture 450 and the corresponding block is determined by the motion information of the spatial neighboring blocks of the current CU 400. In the second step, a corresponding block of the sub-CU 451 is identified by the temporal vector in the motion source picture 450, by adding to the coordinate of the current CU the temporal vector. For each sub-CU, the motion information of its corresponding block (e.g., the smallest motion grid that covers the center sample) is used to derive the motion information for the sub-CU. After the motion information of a corresponding N×N block is identified, it is converted to the motion vectors and reference indices of the current sub-CU, in the same way as TMVP of HEVC, wherein motion scaling and other procedures apply.

In the Spatial-Temporal Motion Vector Prediction (STMVP) method, the motion vectors of the sub-CUs are derived recursively, following raster scan order. FIG. 5 shows an example of one CU with four sub-blocks and neighboring blocks. Consider an 8×8 CU 500 that includes four 4×4 sub-CUs A (501), B (502), C (503), and D (504). The neighboring 4×4 blocks in the current frame are labelled as a (511), b (512), c (513), and d (514).

The motion derivation for sub-CU A starts by identifying its two spatial neighbors. The first neighbor is the N×N block above sub-CU A 501 (block c 513). If this block c (513) is not available or is intra coded the other N×N blocks above sub-CU A (501) are checked (from left to right, starting at block c 513). The second neighbor is a block to the left of the sub-CU A 501 (block b 512). If block b (512) is not available or is intra coded other blocks to the left of sub-CU A 501 are checked (from top to bottom, staring at block b 512). The motion information obtained from the neighboring blocks for each list is scaled to the first reference frame for a given list. Next, temporal motion vector predictor (TMVP) of sub-block A 501 is derived by following the same procedure of TMVP derivation as specified in HEVC. The motion information of the collocated block at block D 704 is fetched and scaled accordingly. Finally, after retrieving and scaling the motion information, all available motion vectors are averaged separately for each reference list. The averaged motion vector is assigned as the motion vector of the current sub-CU.

The bi-directional optical flow (BIO) method is a sample-wise motion refinement performed on top of block-wise motion compensation for bi-prediction. In some implementations, the sample-level motion refinement does not use signaling.

Let I^(k) be the luma value from reference k (k=0, 1) after block motion compensation, and ∂I^(k)/∂x, ∂I^(k)/∂y are horizontal and vertical components of the I^(k) gradient, respectively. Assuming the optical flow is valid, the motion vector field (v_x, v_y) is given by:∂I^(k)/∂t+v_x∂I^(k)/∂x+v_y∂I(k)/∂y=0  Eq. (2)

Combining this optical flow equation with Hermite interpolation for the motion trajectory of each sample results in a unique third-order polynomial that matches both the function values I^(k) and ∂I^(k)/∂x, ∂I^(k)/∂y derivatives at the ends. The value of this polynomial at t=0 is the BIO prediction:pred_BIO=½·(I⁽⁰⁾+I⁽¹⁾+v_x/2·(τ₁∂I⁽¹⁾/∂x−τ₀∂I⁽⁰⁾/∂x)+v_y/2·(τ₁∂I⁽¹⁾/∂y−τ₀∂I⁽⁰⁾/∂y))  Eq. (3)

FIG. 6 shows an example optical flow trajectory in the Bi-directional Optical flow (BIO) method. Here, τ₀ and τ₁ denote the distances to the reference frames. Distances τ₀ and τ₁ are calculated based on POC for Ref₀ and Ref₁: τ₀=POC(current)−POC(Ref₀), τ₁=POC(Ref₁)−POC(current). If both predictions come from the same time direction (either both from the past or both from the future) then the signs are different (e.g., τ₀·τ₁<0). In this case, BIO is applied if the prediction is not from the same time moment (e.g., τ₀≠τ₁). Both referenced regions have non-zero motion (e.g., MVx₀, MVy₀, MVx₁, MVy₁≠0) and the block motion vectors are proportional to the time distance (e.g., MVx₀/MVx₁=MVy₀/MVy₁=−τ₀/τ₁). In the JEM, BIO can be applied to all bi-predicted blocks when the two predictions are from different reference pictures. When Local Illumination Compensation (LIC) is enabled for a CU, BIO can be disabled.

In some cases, a frame-rate up conversion (FRUC) flag can be signaled for a CU when its merge flag is true. When the FRUC flag is false, a merge index can be signaled and the regular merge mode is used. When the FRUC flag is true, an additional FRUC mode flag can be signaled to indicate which method (e.g., bilateral matching or template matching) is to be used to derive motion information for the block.

At the encoder side, the decision on whether using FRUC merge mode for a CU is based on a Rate Distortion (RD) cost selection as done for normal merge candidate. For example, multiple matching modes (e.g., bilateral matching and template matching) are checked for a CU by using RD cost selection. The one leading to the minimal cost is further compared to other CU modes. If a FRUC matching mode is the most efficient one, FRUC flag is set to true for the CU and the related matching mode is used.

Typically, motion derivation process in FRUC merge mode has two steps: a CU-level motion search is first performed, then followed by a Sub-CU level motion refinement. At CU level, an initial motion vector is derived for the whole CU based on bilateral matching or template matching. First, a list of MV candidates is generated and the candidate that leads to the minimum matching cost is selected as the starting point for further CU level refinement. Then a local search based on bilateral matching or template matching around the starting point is performed. The MV results in the minimum matching cost is taken as the MV for the whole CU. Subsequently, the motion information is further refined at sub-CU level with the derived CU motion vectors as the starting points.

FIG. 7 shows an example of bilateral matching used in the Frame-Rate Up Conversion (FRUC) method. The bilateral matching is used to derive motion information of the current CU by finding the closest match between two blocks along the motion trajectory of the current CU (700) in two different reference pictures (710, 711). Under the assumption of continuous motion trajectory, the motion vectors MV0 (701) and MV1 (702) pointing to the two reference blocks are proportional to the temporal distances, e.g., TD0 (703) and TD1 (704), between the current picture and the two reference pictures. In some embodiments, when the current picture 700 is temporally between the two reference pictures (710, 711) and the temporal distance from the current picture to the two reference pictures is the same, the bilateral matching becomes mirror based bi-directional MV.

FIG. 8 shows an example of template matching used in the Frame-Rate Up Conversion (FRUC) method. Template matching can be used to derive motion information of the current CU 800 by finding the closest match between a template (e.g., top and/or left neighboring blocks of the current CU) in the current picture and a block (e.g., same size to the template) in a reference picture 810. Except the aforementioned FRUC merge mode, the template matching can also be applied to AMVP mode. In both JEM and HEVC, AMVP has two candidates. With the template matching method, a new candidate can be derived. If the newly derived candidate by template matching is different to the first existing AMVP candidate, it is inserted at the very beginning of the AMVP candidate list and then the list size is set to two (e.g., by removing the second existing AMVP candidate). When applied to AMVP mode, only CU level search is applied.

Because human visual system is less sensitive to the position and motion of color than luminance, bandwidth can be optimized by storing more luminance detail than color detail. In video systems, this is achieved by using color difference components. The signal is divided into a luma (Y′) component and two color difference (chroma) components. Chroma sub sampling is the practice of encoding images by implementing less resolution for chroma information than for luma information, taking advantage of the human visual system's lower acuity for color differences than for luminance. For example, common types of sub sampling include 4:2:2 (the two chroma components are sampled at half the sample rate of luma), 4:1:1 (the horizontal color resolution is quartered), and 4:2:0 (the vertical resolution is halved as compared to 4:1:1 because the Cb and Cr channels are only sampled on each alternate line).

Because human visual system's sensitivity towards luminance, in some existing implementations, the sub-block size is primarily determined based on the luma component. For example, in JEM, the size of sub-blocks is 2×2 for the chroma components with the 4:2:0 format the size of sub-blocks is 2×4 for the chroma components with the 4:2:2 format. FIG. 9 shows an example of sub-blocks of a for different components with the 4:2:0 format in JEM. In this example, the block size is 16×16 for Y (luma component 910) and 8×8 for Cb/Cr (chroma components 920, 930). The sub-block size of the luma component is 4×4, while the sub-block size of the chroma components is 2×2. The small size of sub-blocks in the chroma components imposes higher band-width requirements.

This patent document describes techniques that can be implemented in various embodiments to reduce band-width requirement by having variable sub-block sizes depending on different components. In the following embodiments, which should not be construed to be limiting, the width and height of the current block for a component are noted as W and H respectively, the width and height of the sub-block assigned to the component are noted as w and h respectively.

Instead of deriving sub-block sizes based on the luma component primarily, one block of video data can be divided into sub-blocks in different ways depending on the color components, the color format, and/or block shape and size, thereby increasing the sub-block sizes of the chroma components and alleviating band-width requirements for such information. For a luma block and its corresponding chroma blocks, the number of divided sub-blocks may be different for different color components while the sizes of sub-blocks in different components remain the same. For example, for the 4:2:0 color format, one luma block having M×N sub-blocks can correspond to one Cb block having M/2×N/2 sub-blocks and one Cr block having M/2×N/2 sub-blocks. FIG. 10 shows an example of proposed sub-blocks of a 16×16 block for the luma component and 8×8 blocks for Cb and Cr components (1020 and 1030) in accordance with one or more embodiments of the present technology. The sub-block sizes for different components are the same in this specific example: w=4 and h=4. The number of divided sub-blocks for the luma component (1010) is 16 (M=4 and N=4), while the number of divided sub-blocks for the Cb and Cr chroma components is 4 (=M/2×N/2). In some embodiments, when w>W or h>H, the block is not divided further into sub-blocks for that component.

In some embodiments, different sub-block sizes within one block can be allowed. When W (or H) is not an integer multiple of w (or h), the sub-blocks can be merged into its adjacent left or above sub-block, resulting in different sub-block sizes within one block. For example, as shown in FIG. 11, the block size for the luma component (1110) is 12×16, while the block sizes for the chroma components (1120, 1130) are 6×8. The blocks are divided into sub-blocks respectively. The sub-block size for the luma component is 4×4. Because W (=6) for the chroma components is not an integer multiple of w (=4), the size of last sub-blocks 1131a, 1131b, 1132a, 1132b is 2×4, and they are merged to their left neighboring blocks, forming sub-blocks having a size of 4×6 in the chroma components.

FIG. 12 shows another example of having different sub-block sizes within one block in accordance with one or more embodiments of the present technology. In this example, the block size for the luma component (1210) is 20×16, while the block size for the chroma components (1220, 1230) are 10×8. The blocks are divided into sub-blocks respectively. The sub-block size for the luma component is 4×4. Because W (=10) for the chroma components is not an integer multiple of w (=4), the size of last sub-blocks 1231a, 1231b, 1232a, 1232b is 2×4, so they are merged to their left neighboring blocks. The chroma components thus have different sub-block sizes that include both 4×4 and 6×4.

In some embodiments, the sub-block sizes can depend on the block shape. For example, for square blocks (W=H), the sub-blocks can also have square shapes (w=h). As another example, for non-square blocks such as rectangular blocks (W≠H), the sub-blocks are also non-square (i.e., rectangular) (w≠h). As another example, when W>H, w is set to be larger than h, and versa vice.

In some embodiments, sub-block size of the luma component and sub-block sizes of the chroma components can be determined in different ways. For example, the sub-block size of the luma (Y) component can be adaptively determined based a candidate set, such as {4×4, 8×8, 4×8, 8×4}. However, the sub-block size of the chroma components (Cb/Cr) is fixed to be 4×4. Alternatively, the sub-block size of the chroma components can also be determined based on sizes in a candidate set.

In some embodiments, sub-block sizes of luma component and chroma components can depend on the color/subsampling formats, such as 4:2:0, 4:2:2 and 4:4:4. Sub-block sizes of different color components or different block shapes can be signaled in sequence parameter set (SPS), picture parameter set (PPS), or slice header from the encoder to the decoder.

FIG. 13 shows a flowchart of an example method 1300 for sub-block based prediction in accordance with the disclosed technology. The method 1300 includes, at operation 1310, partitioning, based on a first rule, a luma component of a block of video data into a first set of sub-blocks. The method 1300 includes, at operation 1320, partitioning, based on a second rule, a first chroma component of the block of video data into a second set of sub-blocks, wherein the first and the second set of sub-blocks include different numbers of sub-blocks. The method 1300 includes, at operation 1330, performing a subsequent motion prediction based on the first and the second set of sub-blocks. In some embodiments, the method further includes partitioning, based on a third rule, a second chroma component of the block of video data into a third set of sub-blocks, wherein the first and the third set of sub-blocks include different numbers of sub-blocks.

In some embodiments, dimensions of the first set of sub-blocks are same as dimensions of the second set of sub-blocks. In some embodiments, dimensions of the second set of sub-blocks are same as dimensions of the third set of sub-blocks. In some embodiments, the subsequent motion prediction includes at least one of an affine prediction, a bi-directional optical flow (BIO) prediction, an alternative temporal motion vector prediction (ATMVP), or a temporal motion vector prediction (TMVP). In some embodiments, the dimensions of the first, second, and third set of subblocks are 4×4.

In some embodiments, dimensions of the first set of sub-blocks are at least partially different from dimensions of the second set of sub-blocks. In some embodiments, dimensions of the first set of sub-blocks are at least partially different from dimensions of the third set of sub-blocks.

In some embodiments, the method includes refraining from partitioning the block of video data upon determining that a dimension of a sub-block is greater than a corresponding dimeson of the block. In some embodiments, the method includes determining a first sub-block size for the partitioning of the block of video data; dividing a component of the block using the first sub-block size; and merging a remaining portion of the component with a neighboring sub-block of the remaining portion such that the neighboring sub-block has a second sub-block size different than the first sub-block size.

In some embodiments, the first rule and the second rule comprise determining dimensions of sub-blocks based on dimensions of the block of video data. For example, the block of video data has a square shape indicates that sub-blocks have a square shape. As another example, the block of video data has a non-square shape indicates that sub-blocks have a non-square shape. In some embodiments, the method includes signaling dimensions of sub-blocks in a sequence parameter set (SPS), a picture parameter set (PPS) or a slice header.

In some embodiments, the first rule is different than the second rule or the third rule. In some embodiments, the first rule includes adaptively selecting a sub-block size for the luma component from a set of candidate sizes. The second rule or the third rule comprises setting a fixed sub-block size for the second or the third set of sub-blocks.

In some embodiments, the first rule, the second rule, or the third rule comprises determining dimensions of the first, the second, or the third set of sub-blocks based on a sub sampling format of the block of video data.

FIG. 14 shows a flowchart of another example method 1400 for sub-block based prediction in accordance with the disclosed technology. The method 1400 includes, at operation 1410, receiving a block of video data that comprises a luma component and at least a first chroma component. The method 1400 includes, at operation 1420, processing the luma component partitioned into a first set of sub-blocks. The method 1400 includes, at operation 1430, processing the first chroma component partitioned into a second set of sub-blocks, wherein the first and the second set of sub-blocks include different numbers of sub-blocks. The method 1400 also includes, at operation 1440, reconstructing the block of video data based on the processing of the luma component and the first chroma component.

In some embodiments, the block of video data comprises a second chroma component. The method further comprises processing the second chroma component partitioned into a third set of sub-blocks, wherein the first and the third set of sub-blocks include different numbers of sub-blocks.

In some embodiments, dimensions of the first set of sub-blocks are same as dimensions of the second set of sub-blocks. In some embodiments, dimensions of the second set of sub-blocks are same as dimensions of the third set of sub-blocks.

In some embodiments, the reconstructing of the block of video data comprises applying a motion prediction that includes at least one of an affine prediction, a bi-directional optical flow (BIO) prediction, an alternative temporal motion vector prediction (ATMVP), or a temporal motion vector prediction (TMVP). In some embodiments, the dimensions of the first, second, and third set of subblocks are 4×4.

In some embodiments, dimensions of the first set of sub-blocks are at least partially different from dimensions of the second set of sub-blocks. In some embodiments, dimensions of the first set of sub-blocks are at least partially different from dimensions of the third set of sub-blocks.

In some embodiments, dimensions of sub-blocks are determined based on dimensions of the block of video data. For example, the block of video data has a square shape indicates that sub-blocks have a square shape. As another example, the block of video data has a non-square shape indicates that sub-blocks have a non-square shape.

In some embodiments, the method includes receiving dimensions of sub-blocks in a sequence parameter set (SPS), a picture parameter set (PPS) or a slice header. In some embodiments, a sub-block size for the luma component is adaptively selected from a set of candidate sizes. A fixed sub-block size is used for the second or the third set of sub-blocks. In some embodiments, dimensions of the first, the second, or the third set of sub-blocks are determined based on a sub sampling format of the block of video data.

The examples described above may be incorporated in the context of the methods described below, e.g., methods 1300 and 1400, which may be implemented at a video decoder and/or video encoder.

FIG. 15 is a block diagram illustrating an example encoding apparatus 1500 that can be utilized to implement various portions of the presently disclosed technology, including (but not limited to) method 1300 and method 1400. The encoding apparatus 1500 includes a quantizer 1505 for compressing input data bits. The encoding apparatus 1500 also includes a dequantizer 1515 so that data bits can be fed into memory 1525 and predictor 1520 to perform motion estimation. The encoding apparatus 1500 further includes a binary encoder 1530 to generated encoded binary codes.

FIG. 16 is a block diagram illustrating an example encoding apparatus 1600 that can be utilized to implement various portions of the presently disclosed technology, including (but not limited to) method 1300 and method 1400. The decoding apparatus 1600 includes a bindery decoder 1605 to decode the binary codes. The decoding apparatus 1600 also includes a dequantizer 1615 so that decoded data bits can be fed into memory 1625 and predictor 1620 to perform motion estimation on the decoding side.

FIG. 17 is a block diagram illustrating an example of the architecture for a computer system or other control device 1700 that can be utilized to implement various portions of the presently disclosed technology, including (but not limited to) method 1300 and method 1400. In FIG. 17, the computer system 1700 includes one or more processors 1705 and memory 1710 connected via an interconnect 1725. The interconnect 1725 may represent any one or more separate physical buses, point to point connections, or both, connected by appropriate bridges, adapters, or controllers. The interconnect 1725, therefore, may include, for example, a system bus, a Peripheral Component Interconnect (PCI) bus, a HyperTransport or industry standard architecture (ISA) bus, a small computer system interface (SCSI) bus, a universal serial bus (USB), IIC (I2C) bus, or an Institute of Electrical and Electronics Engineers (IEEE) standard 674 bus, sometimes referred to as “Firewire.”

The processor(s) 1705 may include central processing units (CPUs) to control the overall operation of, for example, the host computer. In certain embodiments, the processor(s) 1705 accomplish this by executing software or firmware stored in memory 1710. The processor(s) 1705 may be, or may include, one or more programmable general-purpose or special-purpose microprocessors, digital signal processors (DSPs), programmable controllers, application specific integrated circuits (ASICs), programmable logic devices (PLDs), or the like, or a combination of such devices.

The memory 1710 can be or include the main memory of the computer system. The memory 1710 represents any suitable form of random access memory (RAM), read-only memory (ROM), flash memory, or the like, or a combination of such devices. In use, the memory 1710 may contain, among other things, a set of machine instructions which, when executed by processor 1705, causes the processor 1705 to perform operations to implement embodiments of the presently disclosed technology.

Also connected to the processor(s) 1705 through the interconnect 1725 is a (optional) network adapter 1715. The network adapter 1715 provides the computer system 1700 with the ability to communicate with remote devices, such as the storage clients, and/or other storage servers, and may be, for example, an Ethernet adapter or Fiber Channel adapter.

FIG. 18 shows a block diagram of an example embodiment of a mobile device 1800 that can be utilized to implement various portions of the presently disclosed technology, including (but not limited to) method 1600. The mobile device 1800 can be a laptop, a smartphone, a tablet, a camcorder, or other types of devices that are capable of processing videos. The mobile device 1800 includes a processor or controller 1801 to process data, and memory 1802 in communication with the processor 1801 to store and/or buffer data. For example, the processor 1801 can include a central processing unit (CPU) or a microcontroller unit (MCU). In some implementations, the processor 1801 can include a field-programmable gate-array (FPGA). In some implementations, the mobile device 1800 includes or is in communication with a graphics processing unit (GPU), video processing unit (VPU) and/or wireless communications unit for various visual and/or communications data processing functions of the smartphone device. For example, the memory 1802 can include and store processor-executable code, which when executed by the processor 1801, configures the mobile device 1800 to perform various operations, e.g., such as receiving information, commands, and/or data, processing information and data, and transmitting or providing processed information/data to another device, such as an actuator or external display.

To support various functions of the mobile device 1800, the memory 1802 can store information and data, such as instructions, software, values, images, and other data processed or referenced by the processor 1801. For example, various types of Random Access Memory (RAM) devices, Read Only Memory (ROM) devices, Flash Memory devices, and other suitable storage media can be used to implement storage functions of the memory 1802. In some implementations, the mobile device 1800 includes an input/output (I/O) unit 1803 to interface the processor 1801 and/or memory 1802 to other modules, units or devices. For example, the I/O unit 1803 can interface the processor 1801 and memory 1802 with to utilize various types of wireless interfaces compatible with typical data communication standards, e.g., such as between the one or more computers in the cloud and the user device. In some implementations, the mobile device 1800 can interface with other devices using a wired connection via the I/O unit 1803. The mobile device 1800 can also interface with other external interfaces, such as data storage, and/or visual or audio display devices 1804, to retrieve and transfer data and information that can be processed by the processor, stored in the memory, or exhibited on an output unit of a display device 1804 or an external device. For example, the display device 1804 can display a video frame that includes a block (a CU, PU or TU) that applies the intra-block copy based on whether the block is encoded using a motion compensation algorithm, and in accordance with the disclosed technology.

From the foregoing, it will be appreciated that specific embodiments of the presently disclosed technology have been described herein for purposes of illustration, but that various modifications may be made without deviating from the scope of the invention. Accordingly, the presently disclosed technology is not limited except as by the appended claims.

Implementations of the subject matter and the functional operations described in this patent document can be implemented in various systems, digital electronic circuitry, or in computer software, firmware, or hardware, including the structures disclosed in this specification and their structural equivalents, or in combinations of one or more of them. Implementations of the subject matter described in this specification can be implemented as one or more computer program products, i.e., one or more modules of computer program instructions encoded on a tangible and non-transitory computer readable medium for execution by, or to control the operation of, data processing apparatus. The computer readable medium can be a machine-readable storage device, a machine-readable storage substrate, a memory device, a composition of matter effecting a machine-readable propagated signal, or a combination of one or more of them. The term “data processing unit” or “data processing apparatus” encompasses all apparatus, devices, and machines for processing data, including by way of example a programmable processor, a computer, or multiple processors or computers. The apparatus can include, in addition to hardware, code that creates an execution environment for the computer program in question, e.g., code that constitutes processor firmware, a protocol stack, a database management system, an operating system, or a combination of one or more of them.

A computer program (also known as a program, software, software application, script, or code) can be written in any form of programming language, including compiled or interpreted languages, and it can be deployed in any form, including as a stand-alone program or as a module, component, subroutine, or other unit suitable for use in a computing environment. A computer program does not necessarily correspond to a file in a file system. A program can be stored in a portion of a file that holds other programs or data (e.g., one or more scripts stored in a markup language document), in a single file dedicated to the program in question, or in multiple coordinated files (e.g., files that store one or more modules, sub programs, or portions of code). A computer program can be deployed to be executed on one computer or on multiple computers that are located at one site or distributed across multiple sites and interconnected by a communication network.

The processes and logic flows described in this specification can be performed by one or more programmable processors executing one or more computer programs to perform functions by operating on input data and generating output. The processes and logic flows can also be performed by, and apparatus can also be implemented as, special purpose logic circuitry, e.g., an FPGA (field programmable gate array) or an ASIC (application specific integrated circuit).

Processors suitable for the execution of a computer program include, by way of example, both general and special purpose microprocessors, and any one or more processors of any kind of digital computer. Generally, a processor will receive instructions and data from a read only memory or a random access memory or both. The essential elements of a computer are a processor for performing instructions and one or more memory devices for storing instructions and data. Generally, a computer will also include, or be operatively coupled to receive data from or transfer data to, or both, one or more mass storage devices for storing data, e.g., magnetic, magneto optical disks, or optical disks. However, a computer need not have such devices. Computer readable media suitable for storing computer program instructions and data include all forms of nonvolatile memory, media and memory devices, including by way of example semiconductor memory devices, e.g., EPROM, EEPROM, and flash memory devices. The processor and the memory can be supplemented by, or incorporated in, special purpose logic circuitry.

It is intended that the specification, together with the drawings, be considered exemplary only, where exemplary means an example. As used herein, the singular forms“a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. Additionally, the use of “or” is intended to include “and/or”, unless the context clearly indicates otherwise.

While this patent document contains many specifics, these should not be construed as limitations on the scope of any invention or of what may be claimed, but rather as descriptions of features that may be specific to particular embodiments of particular inventions. Certain features that are described in this patent document in the context of separate embodiments can also be implemented in combination in a single embodiment. Conversely, various features that are described in the context of a single embodiment can also be implemented in multiple embodiments separately or in any suitable subcombination. Moreover, although features may be described above as acting in certain combinations and even initially claimed as such, one or more features from a claimed combination can in some cases be excised from the combination, and the claimed combination may be directed to a sub combination or variation of a sub combination.

Similarly, while operations are depicted in the drawings in a particular order, this should not be understood as requiring that such operations be performed in the particular order shown or in sequential order, or that all illustrated operations be performed, to achieve desirable results. Moreover, the separation of various system components in the embodiments described in this patent document should not be understood as requiring such separation in all embodiments.

Only a few implementations and examples are described and other implementations, enhancements and variations can be made based on what is described and illustrated in this patent document.

Claims

1. A method of coding video data, comprising: determining, during a conversion between a luma block of a video and a bitstream of the video, motion vectors of control points of the luma block based on an affine mode;dividing the luma block into a first group of sub-blocks;reconstructing the first group of sub-blocks of the luma block based on the motion vectors of the control points; andreconstructing a second group of sub-blocks of a chroma block corresponding to the luma block,wherein, in case that a color format of the luma block and the chroma block is 4:2:0 or 4:2:2, (1) each sub-block of the second group of sub-blocks has a second size with dimensions greater than 2, and (2) a first size of each sub-block of the first group of sub-blocks is equal to the second size of each sub-block of the second group of sub-blocks.

2. The method of claim 1, wherein the first size and the second size are equal to 4*4.

3. The method of claim 1, wherein a number of sub-blocks of the second group of sub-blocks is different from a number of sub-blocks of the first group of sub-blocks in a case that the color format is 4:2:0 or 4:2:2.

4. The method of claim 1, wherein a number of the control points is 2.

5. The method of claim 1, wherein the control points include a top-left control point and a top-right control point, and motion information of each of the first group of sub-blocks is derived based on the motion vectors of the control points.

6. The method of claim 1, wherein a number of the control points is 3.

7. The method of claim 1, wherein the control points include a top-left control point, a top-right control point and a bottom-left corner control point.

8. The method of claim 1, wherein the conversion includes encoding a current video block of the video into the bitstream, wherein the current video block includes the luma block and the chroma block.

9. The method of claim 1, wherein the conversion includes decoding a current video block of the video from the bitstream, wherein the current video block includes the luma block and the chroma block.

10. An apparatus for coding video data comprising a processor and a non-transitory memory with instructions thereon, wherein the instructions upon execution by the processor, cause the processor to: determine, during a conversion between a luma block of a video and a bitstream of the video, motion vectors of control points of the luma block based on an affine mode;divide the luma block into a first group of sub-blocks;reconstruct the first group of sub-blocks of the luma block based on the motion vectors of the control points; andreconstruct a second group of sub-blocks of a chroma block corresponding to the luma block,wherein, in case that a color format of the luma block and the chroma block is 4:2:0 or 4:2:2, (1) each sub-block of the second group of sub-blocks has a second size with dimensions greater than 2, and (2) a first size of each sub-block of the first group of sub-blocks is equal to the second size of each sub-block of the second group of sub-blocks.

11. The apparatus of claim 10, wherein the first size and the second size are equal to 4*4.

12. The apparatus of claim 10, wherein a number of sub-blocks of the second group of sub-blocks is different from a number of sub-blocks of the first group of sub-blocks in a case that the color format is 4:2:0 or 4:2:2.

13. The apparatus of claim 10, wherein a number of the control points is 2.

14. The apparatus of claim 10, wherein the control points include a top-left control point and a top-right control point, and motion information of each of the first group of sub-blocks is derived based on the motion vectors of the control points.

15. The apparatus of claim 10, wherein a number of the control points is 3.

16. The apparatus of claim 10, wherein the control points include a top-left control point, a top-right control point and a bottom-left corner control point.

17. A non-transitory computer-readable storage medium storing instructions that cause a processor to: determine, during a conversion between a luma block of a video and a bitstream of the video, motion vectors of control points of the luma block based on an affine mode;divide the luma block into a first group of sub-blocks;reconstruct the first group of sub-blocks of the luma block based on the motion vectors of the control points; andreconstruct a second group of sub-blocks of a chroma block corresponding to the luma block,wherein, in case that a color format of the luma block and the chroma block is 4:2:0 or 4:2:2, (1) each sub-block of the second group of sub-blocks has a second size with dimensions greater than 2, and (2) a first size of each sub-block of the first group of sub-blocks is equal to the second size of each sub-block of the second group of sub-blocks.

18. A non-transitory computer-readable recording medium storing a bitstream which is generated by a method performed by a video processing apparatus, wherein the method comprises: determining, for a luma block of a video, motion vectors of control points of the luma block based on an affine mode;dividing the luma block into a first group of sub-blocks;reconstructing the first group of sub-blocks of the luma block based on the motion vectors of the control points;reconstructing a second group of sub-blocks of a chroma block corresponding to the luma block; andgenerating the bitstream from a current video block, wherein the current video block includes the luma block and the chroma block,wherein, in case that a color format of the luma block and the chroma block is 4:2:0 or 4:2:2, (1) each sub-block of the second group of sub-blocks has a second size with dimensions greater than 2, and (2) a first size of each sub-block of the first group of sub-blocks is equal to the second size of each sub-block of the second group of sub-blocks.