Claims
- 1. A wiring for a display comprising a conductive layer having a dual-layered structure and tapered edges at an angle of 20˜70 under the same etching condition.
- 2. The wiring for a display as claimed in claim 1, wherein the conductive layer comprises a lower layer having a resistivity less than 15 mWcm and an upper layer made of a pad material.
- 3. The wiring for a display as claimed in claim 2, wherein the lower layer is made of Al or Al alloy and the upper layer is made of a MoW alloy including tungsten of 0.01 atm % to 20 atm %, the rest of molybdenum and inevitable impurity.
- 4. The wiring for a display as claimed in claim 3, wherein the conductive layer is etched by wet etch using CH3COOH/HNO3/H3PO4/H2O having HNO3 of the concentration of 8-14%.
- 5. A manufacturing method of a wiring for a display comprising the steps of:
depositing a lower conductive layer on a substrate; depositing an upper conductive layer having an etch rate larger than the etch rate of the lower conductive layer by 70-100 sec under a first etching condition on the lower conductive layer; and etching simultaneously the upper conductive layer and the lower conductive layer under the first etching condition.
- 6. The manufacturing method as claimed in claim 5, wherein the lower conductive layer has a resistivity less than 15 mWcm and the upper conductive layer is made of a pad material.
- 7. The manufacturing method as claimed in claim 6, wherein the lower conductive layer comprises Al or Al alloy and the upper conductive layer comprises MoW alloy including tungsten of 0.01 atm % to 20 atm %, the rest of molybdenum and inevitable impurity.
- 8. The manufacturing method as claimed in claim 7, wherein the upper and the lower conductive layers are etched by using CH3COOH/HNO3/H3PO4/H2O having HNO3 of the concentration of 8˜14%.
- 9. A wiring for a display comprising a conductive layer having a single-layered structure and made of molybdenum or molybdenum-tungsten alloy.
- 10. The wiring for a display as claimed in claim 9, further comprising a chromium layer formed under the conductive layer.
- 11. The wiring for a display as claimed in claim 9, wherein the molybdenum-tungsten alloy includes tungsten of 0.01 atm % to 20 atm %, the rest of molybdenum and inevitable impurity.
- 12. A manufacturing method of a TFT substrate for a display comprising the steps of:
depositing a MoW alloy layer including tungsten of 0.01 atm % to 20 atm %, the rest of molybdenum and inevitable impurity on a substrate; forming a gate line, a gate electrode connected to the gate line, and a gate pad connected to the gate line by patterning the MoW alloy layer using an etchant; depositing a gate insulating layer; forming an un-doped amorphous silicon layer and a doped amorphous silicon layer; forming a data pattern including a data line, a source and a drain electrode, and a data pad connected to the data line; etching the doped amorphous silicon layer using the data pattern as an etch mask; depositing a passivation layer; patterning the passivation layer along with the gate insulating layer to expose portions of the gate pad, the data pad and the drain electrode; depositing a transparent conductive layer; and etching the transparent conductive layer to form a gate conductive layer connected to the gate pad and a pixel electrode connected to the drain electrode.
- 13. The manufacturing method as claimed in claim 12, further comprising the steps of:
depositing a metal layer made of Al or Al alloy under the MoW alloy layer; and etching the metal layer along with the MoW alloy layer by using the etchant.
- 14. The manufacturing method as claimed in claim 13, wherein the metal layer comprises an aluminum and a transition metal or a rare earth metal less than 5%.
- 15. The manufacturing method as claimed in claim 14, wherein the etchant is CH3COOH/HNO3/H3PO4/H2O having HNO3 of the concentration of 8-14%.
- 16. The manufacturing method as claimed in claim 15, wherein the data pattern comprises either a single layer of one selected from the group consisting of Cr, Mo or MoW alloy including tungsten, the rest of molybdenum and inevitable impurity, or a layer having a dual-layered structure of two selected from the group consisting of Cr, Mo or MoW alloy including tungsten, the rest of molybdenum and inevitable impurity.
- 17. The manufacturing method as claimed in claim 16, wherein the data pattern comprises a lower layer made of chromium and an upper layer made of a MoW alloy layer including tungsten of 0.01 atm % to 25 atm %, the rest of molybdenum and inevitable impurity, and the data pattern is etched by using HNO3/(NH4)2Ce(NO3)6/H2O.
- 18. The manufacturing method as claimed in claim 17, wherein the concentration of HNO3 is 4-10% and the concentration of (NH4)2Ce(NO3)6 is 10-15%.
- 19. The manufacturing method as claimed in claim 16, wherein
the doped amorphous silicon layer is dry etched by using a gas consisting of a hydrogen halide and at least one selected from the group consisting of CF4, CHF3, CHClF2, CH3F and C2F6.
- 20. The manufacturing method as claimed in claim 16, wherein the data pattern is made of Mo or MoW, and patterning step comprises the steps of;
forming a photoresist pattern on the passivation layer, the photoresist pattern having openings at the positions corresponding to the gate pad, the data pad and the drain electrode, exposing the data pad and the drain electrode under the condition of etch selectivity rate of the photoresist pattern to the insulating layer and the passivation layer in range of 1:1 to 1:1.5; and exposing the gate pad under the condition of etch rate of the gate insulating layer and the passivation layer larger than 15 times than the etch rate of the data pattern.
- 21. The manufacturing method as claimed in claim 20, wherein either SF6+HCl or SF6+Cl2 is used in the step of exposing the data pad and the drain electrode and CF4+O2 is used in the step of exposing the gate pad.
- 22. The manufacturing method as claimed in claim 16, wherein the data pattern is made of Mo or MoW, and patterning step comprises the steps of;
forming a photoresist pattern on the passivation layer, the photoresist pattern having openings at the positions corresponding to the gate pad, the data pad and the drain electrode, exposing the data pad and the drain electrode; forming a polymer layer on the substrate by reacting CF4 and either H2 or HCl in plasma; and exposing the gate pad under the condition of etch rate of the gate insulating layer and the passivation layer larger than 15 times than the etch rate of the data pattern.
- 23. The manufacturing method of TFT substrate for the display as claimed in claim 22, wherein CF4+O2 is used in the step of exposing the gate pad and one selected from the group consisting of SF6+HCl, SF6+Cl2 and CF4+O2 is used in the step of exposing the data pad and the drain electrode.
- 24. The manufacturing method as claimed in claim 16, wherein the data pattern is made of Mo or MoW, and patterning step comprises the steps of;
forming a photoresist pattern on the passivation layer, the photoresist pattern having openings at the positions corresponding to the gate pad, the data pad and the drain electrode, exposing the data pad, the drain electrode and the gate pad by using the photoresist pattern as an etch mask and by using CF4+O2.
- 25. The manufacturing method as claimed in claim 24, wherein the proportion of O2 to CF4 is less than 4 to 10.
- 26. A manufacturing method of a TFT substrate for display comprises steps:
depositing a MoW alloy layer including tungsten of 0.01 atm % to 20 atm %, the rest of molybdenum and inevitable impurity on a substrate; forming a gate line, a gate electrode connected to the gate line, and a gate pad connected to the gate line by patterning the MoW alloy layer using an etchant and using a first mask; depositing a gate insulating layer, an undoped amorphous silicon layer, a doped amorphous silicon layer, and a metal layer in sequence on the substrate; etching sequentially the metal layer, the doped amorphous silicon layer and the undoped amorphous silicon layer using a second mask; forming a pixel electrode having opening on the metal layer using a third mask; forming a data line, a source and a drain electrode, and a contact layer by etching the metal layer and the doped amorphous silicon layer using the pixel electrode as a mask; depositing a passivation layer; and etching the passivation along with the gate insulating layer on the gate pad using a fourth mask.
- 27. The manufacturing method as claimed in claim 26, further comprising steps of:
depositing a metal layer made of Al or Al alloy under the MoW alloy layer; and etching the metal layer along with the MoW alloy layer by using the etchant.
- 28. The manufacturing method as claimed in claim 27, wherein the metal layer comprises aluminum and a transition metal or a rare earth metal less than 5%.
- 29. The manufacturing method as claimed in claim 28, wherein the etchant is CH3COOH/HNO3/H3PO4/H2O having HNO3 of the concentration of 8-14%.
- 30. The manufacturing method as claimed in claim 29, wherein the data pattern comprises either a single layer of one selected from the group consisting of Cr, Mo or MoW alloy including tungsten, the rest of molybdenum and inevitable impurity, or a layer having a dual-layered structure of two selected from the group consisting of Cr, Mo or MoW alloy including tungsten, the rest of molybdenum and inevitable impurity.
- 31. The manufacturing method as claimed in claim 30, wherein the data pattern comprises a lower layer made of chromium and an upper layer made of a MoW alloy layer including tungsten of 0.01 atm % to 25 atm %, the rest of molybdenum and inevitable impurity, and the data pattern is etched by using HNO3/(NH4)2Ce(NO3)6/H2O.
- 32. The manufacturing method as claimed in claim 31, wherein the concentration of HNO3 is 4-10% and the concentration of (NH4)2Ce(NO3)6 is 10-15%.
- 33. The manufacturing method as claimed in claim 30, wherein the doped amorphous silicon layer is dry etched by using a gas consisting of a hydrogen halide and at least one selected from the group consisting of CF4, CHF3, CHClF2, CH3F and C2F6.
- 34. A thin film transistor substrate for a display comprising:
a transparent insulating substrate; a gate pattern including a gate line, a gate electrode and a gate pad formed on the transparent substrate and made of a MoW alloy layer including tungsten of 0.01 atm % to 20 atm %, the rest of molybdenum and inevitable impurity; a gate insulating layer covering the gate pattern; an amorphous silicon layer on the gate insulating layer; a data pattern including a data line, a data pad and a source and a drain electrode formed on the amorphous silicon layer; a pixel electrode connected to the drain electrode.
- 35. The thin film transistor substrate as claimed in claim 34, farther comprising a conductive layer made of Al or Al alloy under MoW alloy layer.
- 36. The thin film transistor substrate as claimed in claim 35, wherein the conductive layer comprises aluminum and either a transition metal or a rare earth metal less than 5%.
- 37. The thin film transistor substrate as claimed in claim 36, wherein the data pattern comprises either a single layer of one selected from the group cosisting of Cr. Mo or MoW alloy including tungsten, the rest of molybdenum and inevitable impurity, or a layer having a dual-layered structure of two selected from the group consisting of Cr, Mo or MoW alloy including tungsten, the rest of molybdenum and inevitable impurity.
- 38. The thin film transistor substrate as claimed in claim 37, wherein the data pattern comprises a single layer of Mo or MoW alloy, the size of the substrate is larger than 370*470 mm2.
- 39. The thin film transistor substrate as claimed in claim 38, wherein the thickness of the data pattern is in the range of 0.3-2.0 mm.
- 40. The thin film transistor substrate as claimed in claim 38, wherein the width of the data line is in the range of 3.0-10.0 mm.
- 41. A gas for dry etch of an amorphous silicon layer comprising a hydrogen halide and at least one selected from the group consisting of CF4, CHF3, CHClF2, CH3F and C2F6.
- 42. A manufacturing method of display comprising steps:
forming a doped amorphous silicon layer on a substrate; forming a first and a second electrode made of Mo or MoW alloy; dry etching the doped amorphous silicon layer by using a gas consisting of a hydrogen halide and at least one selected from the group consisting of CF4, CHF3, CHClF2, CH3F and C2F6 and using the first and the second electrode as an etch mask.
Priority Claims (5)
Number |
Date |
Country |
Kind |
1997-5979 |
Feb 1997 |
KR |
|
1997-47730 |
Sep 1997 |
KR |
|
1997-40653 |
Aug 1997 |
KR |
|
1997-47731 |
Sep 1997 |
KR |
|
97-47729 |
Sep 1997 |
KR |
|
Related Applications
[0001] This application is a divisional of copending U.S. patent application Ser. No. 09/031,445, filed on Feb. 26, 1998, which is hereby incorporated by reference in its entirety.
Divisions (1)
|
Number |
Date |
Country |
Parent |
09031486 |
Feb 1998 |
US |
Child |
09617311 |
Jul 2000 |
US |
Continuations (4)
|
Number |
Date |
Country |
Parent |
10389778 |
Mar 2003 |
US |
Child |
10732480 |
Dec 2003 |
US |
Parent |
10190494 |
Jul 2002 |
US |
Child |
10389778 |
Mar 2003 |
US |
Parent |
10035245 |
Jan 2002 |
US |
Child |
10190494 |
Jul 2002 |
US |
Parent |
09617311 |
Jul 2000 |
US |
Child |
10035245 |
Jan 2002 |
US |
Continuation in Parts (2)
|
Number |
Date |
Country |
Parent |
09031445 |
Feb 1998 |
US |
Child |
09031486 |
Feb 1998 |
US |
Parent |
08754644 |
Nov 1996 |
US |
Child |
09031445 |
Feb 1998 |
US |