Claims
- 1. A computational circuit comprising:
- a first resistance coupling receiving a first plurality of analog input voltages, the first resistance coupling having a plurality of resistors, each of the resistors receiving one of the first plurality of analog input voltages, the first resistance coupling having a common output terminal for outputting therefrom a weighted addition result of the first plurality of analog input voltages;
- a first inverting amplifier circuit comprising an odd number of CMOS inverters serially connected from a first stage to a last stage and a feedback capacitance connecting an output of the CMOS inverter of the last stage to an input of the CMOS inverter of the first stage, the input of the CMOS inverter of the first stage operatively connected to the common output of the first resistance coupling;
- a second resistance coupling receiving a second plurality of analog input voltages, the second resistance coupling having a plurality of resistors, each of the resistors receiving one of the second plurality of analog input voltages, the second resistance coupling having a common output terminal for outputting therefrom a weighted addition result of the second plurality of analog input voltages;
- a second inverting amplifier circuit comprising an odd number of CMOS inverters serially connected from a first stage to a last stage and a feedback capacitance connecting an output of the CMOS inverter of the last stage to an input of the CMOS inverter of the first stage, the input of the CMOS inverter of the first stage operatively connected to the common output of the second resistance coupling; and
- a capacitance connected between the output of the CMOS inverter of the last stage of the first inverting amplifier and the input of the CMOS inverter of the first stage of the second inverting amplifier,
- whereby the weighted addition of the second resistance coupling is subtracted from the weighted addition of the first resistance coupling.
Priority Claims (13)
Number |
Date |
Country |
Kind |
6-087720 |
Apr 1993 |
JPX |
|
5-171041 |
Jun 1993 |
JPX |
|
5-172551 |
Jun 1993 |
JPX |
|
5-172552 |
Jun 1993 |
JPX |
|
5-174713 |
Jun 1993 |
JPX |
|
5-177362 |
Jun 1993 |
JPX |
|
5-187215 |
Jun 1993 |
JPX |
|
5-256355 |
Sep 1993 |
JPX |
|
5-256359 |
Sep 1993 |
JPX |
|
5-256367 |
Sep 1993 |
JPX |
|
5-256518 |
Sep 1993 |
JPX |
|
5-256557 |
Sep 1993 |
JPX |
|
5-256558 |
Sep 1993 |
JPX |
|
Parent Case Info
This is a continuation of application Ser. No. 08/262,059, filed Jun. 17, 1994, U.S. Pat. No. 5,666,080.
US Referenced Citations (22)
Non-Patent Literature Citations (2)
Entry |
Microelectronic circuit, Sedra et al., pp. 930-934, 995-999, by Saunders College Publishing, 1991. |
Electronic Circuit by Schilling et al. pp. 145-160 (1989). |
Continuations (1)
|
Number |
Date |
Country |
Parent |
262059 |
Jun 1994 |
|