This application claims the priority benefit of Taiwan application serial no. 100114726, filed on Apr. 27, 2011. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of specification.
1. Field of the Invention
The invention relates to a computer system and, more particularly, to a computer system and a sleep control method thereof.
2. Description of the Related Art
A conventional computer system can save power in a sleep mode. The computer system enters the sleep mode automatically when it is idle for a long time. The sleep mode can further be divided into various modes, such as the S3 sleep mode and the S4 sleep mode according to different power saving degrees.
The CPU 110 is connected to the north bridge chip 122, and the memory controller 124 of the north bridge chip 122 is connected to the DRAM 130 and sends out a display signal to an external display (not shown). The south bridge chip 126 is connected to the north bridge chip 122 and the embedded controller 150. The embedded controller 150 is connected to the switch 160 and the input device 170.
The embedded controller 150 of the computer system 100 usually can control power supply and provide power to a part of electronic components according to different sleep modes.
As stated above, at the S3 sleep mode, the system parameters are stored in the DRAM 130, and thus the waking time from the S3 sleep mode is short. However, the computer system 100 also continuously wastes power at the S3 sleep mode.
At the S4 sleep mode, the system parameters are stored in the hard disk 140, and thus the computer system 100 consumes less power. However, in the waking process from the S4 sleep mode, the system parameters are transferred from the hard disk 140 to the DRAM 130, and it takes a long time for the hard disk 140 to get power again and read the system parameters, and thus the waking time from the S4 sleep mode is long.
A computer system and a sleep control method thereof are disclosed. A bridge unit is connected to a memory bus of the computer system and connected to a flash memory to store system parameters, so as to wake up the computer system rapidly and save power.
The computer system includes a CPU control chipset, a hard disk, an embedded controller, a DRAM, a bridge unit, an input device, a switch and a flash memory. The control chipset is connected to the CPU. The hard disk is connected to the control chipset. The embedded controller is connected to the control chipset and is capable of sending a control signal. The DRAM is connected to the control chipset via the memory bus. The bridge unit is connected to the embedded controller and the DRAM, receives the control signal and reads data in the DRAM according to the control signal. The input device is connected to the embedded controller. The switch is connected to the embedded controller. The flash memory is connected to the bridge unit. When the computer system enters a sleep mode or a power off mode, the embedded controller controls the bridge unit to read a system parameter in the DRAM via the control signal and store the system parameter to the flash memory.
A sleep control method of the computer system is further disclosed. The sleep control method includes following steps: when the computer system enters a sleep mode, storing a system parameter to a DRAM via a CPU; storing the system parameter in the DRAM to a flash memory via a bridge unit; and entering the sleep mode or a power off mode.
These and other features, aspects and advantages of the present invention will become better understood with regard to the following description, appended claims, and accompanying drawings.
a and
a and
a is flow chart showing a control method of entering a flash sleep mode; and
b is a flow chart showing a control method of waking up from a flash sleep mode.
In an embodiment, no matter which sleep mode the computer system enters, the embedded controller 250 executes a process of entering a flash sleep mode. That is, the embedded controller 250 controls the bridge unit 290 to read system parameters in the DRAM 230 and store the system parameters to the flash memory 280. When the computer system executes the wake up process, the embedded controller 250 executes the waking process of the flash sleep mode. That is, the embedded controller 250 controls the bridge unit 290 to read the system parameters in the flash memory 280 and store the system parameters to the DRAM 230. Then, the computer system 200 is wake up from the S3 sleep mode. The steps of the sleep control method of the flash sleep mode are illustrated in detail as followings.
a and
When the computer system 200 enters the S3 sleep mode, the embedded controller 250 starts the process of entering the flash sleep mode. The CPU 210 stores the system parameters to the DRAM 230. Then, in the first stage of the power off process in
Then, the embedded controller 250 does not enter the S3 sleep mode. It controls the memory controller 292 of the bridge unit 290 to read the system parameters in the DRAM 230 via the control signal and utilizes the flash memory controller 294 to write the system parameters to the flash memory 280. In the second stage of power off process in
When the user presses the switch 260, the waking process from the flash sleep mode is executed. The embedded controller 250 starts the two-stage power on process. In the first stage of the power on process in
As shown in
As stated above, when the computer system 200 enters the S3 sleep mode, the CPU 210 writes the system parameters to the DRAM 230. In the embodiment, the embedded controller 250 further controls the bridge unit 290 to write the system parameters of the DRAM 230 to the flash memory 280. After the second stage of the power off process is finished, the computer system 200 enters the flash sleep mode. Comparing with the S3 sleep mode, the flash sleep mode saves more power.
a and
When the computer system 200 enters the S4 sleep mode, the embedded controller 250 starts the process of entering flash sleep mode. The CPU 210 stores the system parameters to the DRAM 230, and then transfers the system parameters to the hard disk 240. Then, in the first stage of power off process in
Then, the embedded controller 250 does not enter the S4 sleep mode. It controls the memory controller 292 of the bridge unit 290 to read the system parameters in the DRAM 230 via the control signal and utilizes the flash memory controller 294 to write the system parameters to the flash memory 280. In the second stage of power off process in
When the user presses the switch 260, the waking process from the flash sleep mode is executed. The embedded controller 250 starts the two-stage power on process. In the first stage of the power on process in
In the second stage of the power on process, as shown in
That is, the embedded controller 250 would not inform the CPU 210 to wake up the computer system 200 according to the waking process from the S4 sleep mode, but according to the waking process from the S3 sleep mode. The north bridge chip 222 reads the system parameters in the DRAM 230 and wakes up the computer system 200 successfully.
As stated above, when the computer system 200 enters the S4 sleep mode, the CPU 210 writes the system parameters to the DRAM 230 and transfers the system parameters to the hard disk. In the embodiment, the embedded controller 250 further controls the bridge unit 290 to write the system parameters in the DRAM 230 to the flash memory 280. After the second stage of the power off process is finished, the computer system 200 enters the flash sleep mode. Comparing with the conventional waking up process from the S4 sleep mode in which the system parameters are read from the hard disk 240, the flash sleep mode shortens the time of waking the computer system.
Since the S5 mode is the power off mode of the computer system, when the user shuts down the computer system, the CPU 210 stores the system parameters in the DRAM 230. Then, as the first stage of the power off process shown in
Then, the embedded controller 250 does not enter the S5 mode. It controls the memory controller 292 of the bridge unit 290 to read the system parameters in the DRAM 230 via the control signal and utilizes the flash memory controller 294 to write the system parameters to the flash memory 280. Then, in the second stage of power off process in
When the user presses the switch 260 to reboot the computer system, the embedded controller 250 determines how to wake up the computer system 200 according to the switch signal. If the switch signal is at the first level, it means that the user wants to boot up the computer system instantly. Thus, the embedded controller 250 starts the instant power on waking process from the flash sleep mode and executes the two-stage power on process as shown in
On the contrary, if the switch signal is at the second level when the user presses the switch 260 to reboot the computer system, it means the user wants to boot up the computer system in regulator power on mode. The CPU 210 reads the operation system data in the hard disk 240 to boot up the computer system 200.
According to the third embodiment, the computer system 200 may shut down most of the power at a reading mode, read the data in the flash memory 280 via the bridge unit 290 and display the data at the external display (not shown). Thus, the computer system 200 can save power at the reading mode.
Since the user does not need edit at the reading mode of the computer system 200, only the bridge unit 290, the display switch port 299 and the flash memory 280 are power on.
When the user controls the computer system 200 to enter the reading mode, the CPU 210 stores the system parameters to the DRAM 230. The embedded controller 250 controls the memory controller 292 of the bridge unit 290 to read the system parameters in the DRAM 230 via the control signal, and utilizes the flash memory controller 294 to write the system parameters to the flash memory 280. Then, only the bridge unit 290, the display switch port 299 and the flash memory 280 are power on.
Since the DRAM 230 and the north bridge chip 222 are power off, the north bridge chip 222 cannot generate the first display signal. Since the system parameters of the DRAM 230 are stored to the flash memory 280, the display driver 296 can generate the second display signal accordingly, and the display switch port 299 outputs the second display signal to the external display (not shown). Consequently, the display driver 296 can display the reading screen for the user at the reading mode without changing the system parameters.
When the user wants to leave the reading mode, he or she only needs to press the switch 260, and the embedded controller 250 executes the same waking process. That is, the embedded controller 250 writes the system parameters to the DRAM 230 first, and then the embedded controller 250 informs the CPU 210 to wake up the computer system via the system parameters in the DRAM 230.
As stated above, the computer system 200 can save more power at the reading mode.
a is flow chart showing a control method of entering a flash sleep mode. When the computer system enters the sleep mode (step S902), the CPU stores the system parameters to the DRAM (step S904). The bridge unit stores the system parameters in the DRAM to the flash memory (step S906). The electronic components are power off and the computer system enters the sleep mode (step S908).
As shown in
The embedded controller can also execute a one-stage power off process. After the flash memory stores the system parameters (step S906), the embedded controller stops supplying power to all of the electronic components, and only the switch is power on.
b is a flow chart showing a control method of waking up from a flash sleep mode. When the user wants to wake up the computer system (step S912), after the flash memory, the bridge unit and the DRAM are power on, the bridge unit stores the system parameters in the flash memory to the DRAM (step S914). After the CPU is power on again, it reads the system parameters in the DRAM (step S916), and the computer system is waken up according to the system parameters (step S918).
As stated above, a computer system and a sleep control method thereof are disclosed. A bridge unit is connected to a memory bus of the computer system, and it is connected to a flash memory to store system parameters, so as to wake up the computer system rapidly and save power.
Although the present invention has been described in considerable detail with reference to certain preferred embodiments thereof, the disclosure is not for limiting the scope. Persons having ordinary skill in the art may make various modifications and changes without departing from the scope. Therefore, the scope of the appended claims should not be limited to the description of the preferred embodiments described above.
Number | Date | Country | Kind |
---|---|---|---|
100114726 | Apr 2011 | TW | national |