Patent Grant
10678742
This application is a national stage of, and claims priority to, Patent Cooperation Treaty Application No. PCT/EP2017/083523, filed on Dec. 19, 2017, which application claims priority to German Application No. DE 10 2016 125 290.5, filed on Dec. 21, 2016 and German Application No. DE 10 2017 100 718.0, filed on Jan. 16, 2017, which applications are hereby incorporated herein by reference in their entireties.
The disclosure relates to a modified JTAG interface of a bus node in a differential two-wire data bus, as well as to a two-wire data bus system for an illumination device having a differential two-wire data bus and having bus nodes provided with modified JTAG interfaces for respectively controlling at least one control device of at least one light emitting component by the bus node. The disclosure further relates to a method for controlling a light emitting component by means of an electric device of one of a plurality of bus nodes of a differential two-wire data bus system having a differential two-wire data bus. The disclosure relates to a method for initializing a differential two-wire data bus. Moreover, the disclosure relates to a device for transmitting data after initialization of a differential two-wire data bus. Finally, the disclosure further relates to a two-wire data bus system with a differential two-wire data bus, as well as to a method for data transmission in such a two-wire data bus system with a differential two-wire data bus, and to a device for connection as a bus node to a differential two-wire data bus.
For the future, the automobile industry intends to use light strips formed by light emitting diodes (LEDs) with preferably a plurality of colors. These LEDs will be controlled and supplied with energy using known pulse modulation methods such as e.g. pulse width modulation (PWM), pulse code modulation (PCM), phase offset modulation (POM), pulse density modulation (PDM), pulse frequency modulation (PFM) etc. The expert can find the corresponding types of modulation in the pertinent literature. If in the following mention is made of PWM, this refers to all types of pulse modulation presently known in prior art. Depending on the mean voltage or current level applied to a respective LED, the LED can be adjusted in brightness and, in a certain degree, possibly with respect to the color temperature as well. Thus, e.g. in case of a PWM modulation, the duty cycle and the level determine the apparent brightness and the perceived color temperature.
The LEDs of the light emitting component are usually distributed regularly along the length of the light strip.
In prior art it is common practice to use a plurality of integrated circuits to control the LEDs, the circuits being situated on the light strip as bus nodes also distributed more or less equally. Typically, each bus node has a plurality of light emitting components, preferably LEDs, associated thereto which are respectively controlled by the bus node.
This control is performed with respect to a single integrated circuit for a single LED or for a plurality of LEDs typically arranged in succession on the light strip, i.e. for a light strip section associated to this integrated circuit.
In prior art it is common practice to provide each of these integrated circuits with a shift register having an input and an output. Here, the input of a succeeding shift register of a succeeding integrated circuit on the light strip is connected to the output of the shift register of the preceding integrated circuit on the light strip. The first integrated circuit of the light strip is connected to a bus master (BM) instead of a preceding integrated circuit, the bus master generating the data and the shift clock. Typically, it is a microcontroller.
Via a clock line (TCK), the bus master (BM) supplies all shift register segments of all integrated circuits along a chain of shift registers thus composed with the required shift clock and a take-over signal transmitted via a test data line (TDI) in time-division multiplex or a test mode signal line (TMS) in space-division multiplex, by which the current values in the segments of the chain of shift registers are loaded into shadow registers of the integrated circuits. For transferring the required information, the bus master (BM) thus generates a serial data stream containing information on brightness and/or color temperature, shifts these into the chain of shift registers in the correct bit order and, using the correct clock, signalizes the transfer to the integrated circuits, whereupon the registers load their shadow registers correspondingly and adjust the PWM modulation of the LED drivers with respect to amplitude and duty cycle or filling factor in correspondence with the thus loaded values of brightness and color temperature.
When implemented in automobiles, several problems occur that have to be solved.
First, the approach known from prior art and the arrangement for controlling such a light strip known from prior art requires a ground line, a clock line, a signaling line and a data line, i.e. a total of five lines. The body of an automobile may possibly be used as the ground line, if the same is not made of non-conductive plastic material or another insulator. The necessity for four lines still remains. This results in costs and an increase in weight.
Second, no feedback channel is provided e.g. for detecting cases of failure and/or for measuring the temperature at the site of the LED and/or for performing a self-test etc.
Third, the speed achievable is insufficient for many applications. A further increase in data rate may lead to emissions.
Therefore, a solution is required that allows the integrated circuits to be programmed and read via a single data line.
The JTAG protocol is known from prior art. The JTAG protocol has evolved into one of the leading auxiliary means in programming, testing, debugging and emulation of integrated circuits. In a method referred to as the boundary scan method, a host processor can control the state of an integrated circuit. For example, the host processor is able, as a bus master, to suitably program and possibly initialize the integrated circuit as a bus node via a special interface, the JTAG interface according to IEEE 1149 standard. Further, the host processor as the bus master is able to read out the state of the integrated circuit after a predetermined number of system clock periods of the JTAG interface according to IEEE 1149 standard or when detecting a predetermined event or to modify the state during the operation of the integrated circuit, i.e. of the bus node. This also includes the stopping of the execution of a program by the integrated circuit and the stopping of the timing of a finite automat of the integrated circuit or the forced transition into other states or the modification of memory content. However, the JTAG protocol is a point-to-point connection and, as such, is not suited for the control of light strips in automobiles. A concatenation of JTAG test interfaces may be known for a long time from EP-B-0 503 117. However, EP-B-0 503 117 discloses the concatenation of four-wire JTAG interfaces. Thus, the technology of EP-B-0 503 117 does not meet the requirement of a two-wire data bus for the control of LED-based light strips in automobiles.
The proposal according to the disclosure described in the following thus relates to a method and a device for the concatenated control and/or for the programming of a plurality of integrated circuits, such as e.g. microsystems such as micro-electromechanical systems (MEMS) and integrated micro-electrooptical systems (MEOS), using a two-wire data bus, wherein the integrated circuits and microsystems, incl. micro-electromechanical systems (MEMS) and integrated micro-electrooptical systems (MEOS), each act as a bus node. With such systems, it is already common practice to control the same for the manufacture test via a JTAG test bus according to IEEE 1149 standard in a pure point-to-point-configuration. This standard JTAG interface has a test data port typically having four test connectors, namely
Sine the method has been known for several decades, reference is made at this point to the corresponding technical literature and to other publications (e.g. IEEE 1149 standard).
At this point, the following short description shall suffice: In the base standard, the JTAG protocol according to IEEE 1149 standard comprises five groups of signals exchanged between the emulation unit which includes the host processor and thus acts as the bus master, and the integrated circuit as the slave, each referred to hereinafter as bus node. The TCK signal is the system clock and chronologically synchronizes the internal state engine of the test controller (TAPC) of the JTAG test interface according to IEEE 1149 standard of the integrated circuit. The TMS signal controls the state of this test controller (TAPC) of the JTAG interface of the bus node. Depending on the state of the test controller (TAPC), the JTAG test interface of the bus node performs various operations. The TDI input is a serial data input. The TDo output is a serial data output. Typically, but not necessarily, the two inputs TMS and TDI are scanned with the rising TCK edge. The data output (TDo) typically changes its datum with the descending edge of the TCK signal. In prior art, the individual TCK, TMS and TDI signals form the test data input signals. In the context of the disclosure, they are the data input signals. The TDo signal is the output signal. With the rising system clock edges (TCK edge) and given a suitable setting of a test-controller (TAPC)-internal instruction register (IR) of a test controller (TAPC), the data are shifted serially via the serial data input TDI into different shift register chains, so-called scan paths, in the integrated circuit as the bus node. At the same time, the original content of the respective scan chain is outputted at the serial data output (TDo). Here, state vectors of finite automats within the bus nodes may be part of the scan chain. Thus, a change in the contents and states or the control of these contents and states of the memory cells of the scan chains via this interface is easily possible in prior art. Again, reference is made to the technical literature.
If, however, the test mode signal (TMS) is 0 in the state “start instruction register shifting” (SIRS), the test controller (TAPC) changes into the state “load instruction register data” (CIR) in which the data available in an instruction shadow register are loaded into the instruction register (IR). In this respect, the instruction register (IR) is a two-stage register in which the foreground is formed by a shift register and the actual data are in a shift register that is read only in this state. The shift register of the instruction register (IR) serves to supply and discharge the data, while the shadow register of the instruction register (IR) contains the actual, valid data. This two-stage structure applies to all registers, in particular also to the data registers (DR) of the JTAG interface and also for the registers of the present disclosure of the interface of the present disclosure, described in the following. Possibly, the shadow register of the instruction register (IR) may completely or partly be divided into a register for reading operations and a register for writing operations. Further changes of the visibility and access options as a function of internal states are possible. If, in the state “load instruction register data” (CIR), 1 is applied upon the next clock of the test mode signal (TMS), the test controller (TAPC) directly changes into the state “instruction register exit 1” (EIR1). If, however, 0 is applied, the test controller (TAPC) changes into the state “shift instruction register” (SIR) in which it stays for as long as the test mode signal (TMS) is 0. It is only in this state that the shift register of the instruction register (IR) is operated to function as a shift register and that with each clock of the system clock (TCK), its content is shifted by one bit towards the serial data output (TDo) to which the last memory cell of the shift register of the instruction register (IR) is connected. The shadow register of the instruction register (IR) is not subject to this shifting operation. The data information present at the data input (TDI) is loaded into the first cell of the shift register of the instruction register (IR) with each clock of the system clock (TCK) and moved on from there with each further clock during shifting. As soon as the test mode signal (TMS) is 1 in one clock, the test controller (TAPC) leaves the state “shift instruction register” (SIR) and changes into the previously mentioned state “instruction register exit 1” (EIR1). If, upon the next clock of the system clock (TCK) 1 is again applied, the test controller (TAPC) changes into the state “write instruction register” (UIR2) in which the value of the shift register part of the instruction register (IR) is written into the shadow register of the instruction register (IR). If, however, in the state “instruction register exit 1” (EIR1), the test mode signal (TMS) is 0, the test controller (TAPC) changes into the state “pause instruction register” (PIR), in which it stays for as long as the test mode signal is 0. If the test mode signal (TMS) is 1 in the state “pause instruction register” (PIR), the test controller (TAPC) changes into the state “instruction register exit 2” (EIR2). If the test mode signal (TMS) is 0 upon the next system clock (TCK), the test controller (TAPC) changes back into the state “shift instruction register” (SIR) already described above. If, however, in the state “instruction register exit 2” (EID2), the test mode signal (TMS) is 1 upon the next system clock (TCK), the test controller (TAPC) changes into the state “write instruction register” (UIR2). Upon the subsequent clock, the test controller (TAPC) changes into the state “start data register shifting” (SDRS), if upon this clock the test mode signal (TMS) is 1, and changes into the state “wait” (RUN), if it is 0.
If, in the state “start data register shifting” (SDRS), the test mode signal (TMS) is 0, the test controller (TAPC) changes into the state “load data register” (CDR), in which the data available in a data shadow register are loaded into the respective data register (DR). Which data register (DR) of a plurality of data registers is chosen, is determined, according to the standard, by at least a part of the valid bits of the shadow register of the data register (DR). Again, the data register (DR) typically is a two-stage register in which the foreground is formed by a shift register and the actual data are located in a shadow register which is read only in this state. In this case, the shift register of the data register (DR) again serves to supply and discharge the data, while the shadow register of the data register (DR) contains the actual data. As mentioned before, this two-stage structure applies to all registers of the JTAG interface, including the hereinafter described registers of the present disclosure of the interface of the present disclosure, which, according to the standard, are configured as data registers (DR). Possibly, the shadow register of the data register (DR) may again be divided completely or partly into a register for reading operations and a register for writing operations. Further changes of the visibility and access options as a function of internal states are also possible in this case. If, in the state “load data register” (CDR), 1 is applied upon the next clock of the test mode signal (TMS), the test controller (TAPC) directly changes into the state “data register exit 1” (EDR1). If, however, 0 is applied, the test controller (TAPC) changes into the state “shift data register” (SDR) in which it stays for as long as the test mode signal (TMS) is 0. It is only in this and no other state that the shift register of the data register (DR) is operated to function as a shift register and that with each clock of the system clock (TCK), its data content is shifted by one bit towards the serial data output (TDo) to which the last memory cell of the shift register of the data register (DR) is connected. The shadow register of the data register (DR) is not subject to this shifting operation. The data information present at the data input (TDI) is loaded into the first cell of the shift register of the data register (DR) with each clock of the system clock (TCK) and moved on from there with each further clock during shifting. As soon as the test mode signal (TMS) is 1 in one clock, the test controller (TAPC) leaves the state “shift data register” (SDR) and changes into the previously mentioned state “data register exit 1” (EDR1). If, upon the next clock of the system clock (TCK) 1 is again applied, the test controller (TAPC) changes into the state “write data register” (UDR2) in which the value of the shift register part of the data register (DR) is written into the shadow register of the data register (DR). If, however, in the state “data register exit 1” (EDR1), the test mode signal (TMS) is 0, the test controller (TAPC) changes into the state “pause data register” (PDR), in which it stays for as long as the test mode signal is 0. If the test mode signal (TMS) is 1 in the state “pause data register” (PDR), the test controller (TAPC) changes into the state “data register exit 2” (EDR2). If the test mode signal (TMS) is 0 upon the next system clock (TCK), the test controller (TAPC) changes back into the state “shift data register” (SDR) already described above. If, however, in the state “data register exit 2” (EDR2), the test mode signal (TMS) is 1 upon the next system clock (TCK), the test controller (TAPC) changes into the state “write data register” (UDR2). Upon the subsequent clock, the test controller (TAPC) changes into the state “start data register shifting” (SDRS), if upon this clock the test mode signal (TMS) is 1, and changes into the state “wait” (RUN), if it is 0.
It is particularly feasible to use this state scheme of the IEEE 1149 JTAG standard so as to maintain compatibility on the software level with this standard that is already in widespread use. Of course, deviations from this JTAG standard are conceivable. The disclosure will be described with reference to an example in which this JTAG standard is observed for the state diagram of the test controller (TAPC).
In the past years, the semiconductor industry has made several attempts to reduce the number of the connectors to be used for such JTAG interfaces, so as to limit the size of the required housings and thus limit the manufacturing costs. US-A-2007/0033465 describes a technique that does not allow a consistent conversion of the data of the IEEE 1149.1 4-Wire-JTAG protocol into the data of the method described there, and vice versa. The device arrangement described there and the method described there require synchronized time slots between the bus master, i.e. the host processor, and the bus node as the slave, i.e. the integrated circuit that is to be tested, programmed or debugged. In case of a missing chronologic synchronization of the access by the bus master and the bus node to the test data bus, the TDo output driver of the bus node and the bus master output driver (typically a push-pull stage) may cause a short circuit in case of a simultaneous transmitting access to the test data line. Moreover, it only discloses a point-to-point connection.
Multi-level one-wire point-to-point arrangements are known from US-A-2007/0033465 and US-A-2011/0150065 EP-B-0 503 117, which already work with only one data line, but are not suited for controlling a plurality of bus nodes. An expansion by the concatenation methods disclosed in EP-B-0 503 117 is not possible, since this document does not disclose a suitable method for a bidirectional relaying of the intermediate levels.
Various examples of data transmission bus systems are described in DE-A-102 56 631, DE-B-102 61 14, DE-A-10 2010 042 311, DE-B-10 2015 004 434, U.S. Pat. No. 6,105,077, US-A-2004/0208200, US-A-2011/0150065, US-A-2012/0144078, US-A-2013/0073761 and US-A-2014/0281076.
From U.S. Pat. No. 8,492,983, a concatenation using a one-wire point-to-point data line (reference numeral in U.S. Pat. No. 8,492,983) is known. However, the same requires a feedback line (FIG. 4 of U.S. Pat. No. 8,492,983). Thus, the advantage of the single data line is neutralized by the necessity of a feedback line.
Further, various documents are known that also have data transmission as their subject. DE-C-196 43 013, DE-A-102 15 720, DE-A-2006 022 985, DE-B-10 2007 060 441, US-A-2009/0252210 and US-A-2008/0255791 have to be mentioned in this context. One-wire data bus systems, as well as two-wire data bus systems which are possible operated differentially, are generally known for the purpose of controlling LEDs e.g. from DE-U-20 2008 012 029, DE-U-20 2013 103 146, U.S. Pat. Nos. 5,859,657, 6,297,724, US-A-2003/0009715, US-A-2010/0109530 and US-A-2014/0333207. However, in all these systems no JTAG interface is used in the bus nodes, as it is conventionally used e.g. the boundary scan test. None of the documents mentioned discloses how, in the case of a concatenation of bus nodes, the bus master (BM) can control the bus nodes by means of a JTAG interface.
This also applies to US-A-2014/0281076 which discloses a star topology. Such a star topology of a network does not allow for a correlation between a physical position and a logical address and is thus not suitable for the implementation of a method for allocating bus addresses (auto addressing). However, the applicability of such a method is a prerequisite for use in the automobile industry.
From US-A-2014/0333207, a device and a method for operating an illumination system are known, in which messages are received and transmitted by “intelligent” nodes. In the nodes, the operation of the known illumination system results in a time delay in transferring the data between the data bus sections, which is unsuitable for a fast setting of light scenes. From US-A-2012/0144078, a method for the unidirectional transmission of clock and data from a slave to a master is known. Here, the clock is transmitted from the master to the slave with a first edge of the combined clock/data stream, whereas the data are transferred from the slave to the master with a second edge of the combined clock/data stream. The method is not bidirectional.
US-A-2009/0021955 discloses the control of an LED interior lighting via a hierarchic two-wire data bus which may be configured as a serial arrangement (paragraph [0033] of US-A-2009/0021955). However, the technical teaching of US-A-2009/0021955 also relates to star-shaped topologies. The bus master and the slaves alternate according to a time-slot method. The transmission of the system clock and the data, as well as the control of the bus nodes and the address allocation are not explained. Specifically, the bus master is unable to address the test resources built in the respective bus slave in a targeted manner on a physic plane.
It is an object of the disclosure to allow a bidirectional, freely configurable transmission of illumination data with two data lines for more than one bus node bus node (BS1, BS2, BS3) as a slave to a bus master (BM).
The object is achieved as described below, together with the subject matter of each independent claim, with individual examples of the disclosure being the subject matter of the dependent claims.
The disclosure proposes a modified JTAG interface of a bus node (BS1, BS2, BS3) in a differential two-wire data bus system for controlling at least one control device of at least one light emitting component of a light chain via a bus node (BS1, BS2, BS3), wherein it is provided for the modified JTAG interface
The JTAG interface is modified, according to the disclosure, such that it is operated with a differential signal, as transmitted, according to the disclosure, with a differential two-wire data bus, instead of being operated with an absolute voltage signal, i.e. a voltage signal changing relative to a reference level (e.g. ground).
The disclosure further proposes a two-wire data bus system for an illumination device, which is provided with
The disclosure further proposes a method for controlling a light emitting component by means of an electric device of one of a plurality of bus nodes (BS1, BS2, BS3) of a two-wire data bus system having a differential two-wire data bus, comprising the following step:
According to the disclosure a variant of the JTAG interface of the disclosure is formed by a modified JTAG interface for controlling the control device of light emitting components via a bus node (BS1, BS2, BS3) of a two-wire data bus system having a differential two-wire data bus, wherein, according to the disclosure, it is provided for this modified JTAG interface
The disclosure further relates to a method for initializing a differential two-wire data bus between a first sub-device, a bus master (BM), and at least two further sub-devices, the bus nodes (BS1, BS2, BS3), wherein the two-wire data bus (b1b2b3b4) comprises a first one-wire data bus (b1a, b2a, b3a) and a second one-wire data bus (b1b, b2b, b3b) which is divided by the at least two bus nodes into at least two two-wire data bus sections (b1, b2, b3) with associated first one-wire data bus sections (b1a, b2a, b3a) and second one-wire data bus sections (b1b, b2b, b3b) and which is terminated by at least one bus node (B3) of the bus nodes (BS1, BS2, BS3), the terminal bus node (BS3). This method comprises the following steps:
An advantageous development of the method comprises the step of storing an instruction to open a transfer gate (TG) in the instruction register (IR) or a transfer gate control register (TGCR) of the modified JTAG interface of the bus node of interest.
Suitably, a further variant of the method comprises the step of verifying the correct addressing of at least one bus node by cyclic writing and reading in particular a bypass register.
Finally, the method of the disclosure may also comprise the steps of determining the number of correctly addressable bus modes by the bus master (BM), and of comparing the number of correctly addressable bus nodes to a set number and triggering, by the bus master or a connected system, at least one signal or one measure as a function of the number.
The disclosure further proposes a method for transmitting data after the initialization of a differential two-wire data bus, comprising the following steps:
Further, according to the disclosure, a method for transmitting data after the initialization of a differential two-wire data bus is proposed, comprising the following steps:
According to the disclosure, method for transmitting data after the initialization of a differential two-wire data bus is further proposed, comprising the following steps:
The disclosure further relates to a two-wire data bus system with a differential two-wire data bus (b1b2b3) for the transmission of data between a bus master (BM) and between at least two bus nodes (BS1, BS2, BS3),
The disclosure further relates to a method for data transmission in a two-wire data bus system with a differential two-wire data bus, comprising
Further, the following is performed in this method:
The disclosure further comprises a device for connection as a bus node to a differential two-wire data bus (b1b2b3) of a data bus system for the transmission of illumination data for light emitting components (LED1, LED2, LED3, LED4), wherein the two-wire data bus (b1b2b3) comprises a plurality of two-wire data bus sections (b1, b2, b3) divided by bus nodes, and wherein the device is provided with
Finally, the disclosure comprises a device for connection as a bus node to a differential two-wire data bus (b1b2b3) of a data bus system for the transmission of illumination data for light emitting components (LED1, LED2, LED3, LED4), wherein the two-wire data bus (b1b2b3) comprises a plurality of two-wire data bus sections (b1, b2, b3) divided by bus nodes, and wherein the device is provided with
In both of the above-mentioned devices, at least three sets of light emitting components (LED1, LED2, LED3) may be provided, each having at least one light emitting component (LED1, LED2, LED3), which are arranged either outside the housing (GH) or in the recess (ASP) of the recess (GH) and/or on the housing (GH), wherein the at least one light emitting component (LED1, LED2, LED3) of each set of light emitting components (LED1, LED2, LED3) has a color different from the luminous color of the respective at least one light emitting component (LED1, LED2, LED3) of any other set of light emitting components (LED1, LED2, LED3).
Further, at least two sets of light emitting components (LED1, LED2, LED3, LED4), each having one light emitting component (LED1, LED2, LED3, LED4), or by at least three sets of light emitting components (LED1, LED2, LED3, LED4), each having one light emitting component (LED1, LED2, LED3, LED4), may be provided, wherein the brightness of the at least one light emitting component (LED1, LED2, LED3, LED4) of one set of light emitting components (LED1, LED2, LED3, LED4), respectively, is configured to be set differently from the at least one light emitting component (LED1, LED2, LED3, LED4) of any other set of light emitting components (LED1, LED2, LED3, LED4) by adjusting the luminosity in dependence on the data content of an illumination register (ILR).
The disclosure further comprises a device for connection as a bus node to a differential two-wire data bus (b1b2b3) of a data bus system for the transmission of illumination data for light emitting components (LED1, LED2, LED3, LED4), wherein the two-wire data bus (b1b2b3) comprises a plurality of two-wire data bus sections (b1, b2, b3) divided by bus nodes, and wherein the device is provided with
In such a device or another of the above-mentioned devices of the present disclosure an electrically conductive mounting element (lead frame) for leading contact fields of a die out of the housing (GH) may be provided, the die being embedded in the housing (GH) and comprising an IC circuit, wherein the housing (GH) has two opposite rows of connectors, each of which has a supply potential connector for either the first supply potential (GND) or the second supply potential (Vbat), and wherein the supply potential connectors of these two rows of connectors are connected with each other in an electrically conductive manner by the mounting element (lead frame).
It is further possible that the mounting element (lead frame) has a support member (die paddle) supporting the die, and that the support member connects the two supply potential connectors for the first supply potential (GND) or the second supply potential (Vbat) of said two opposite rows of connectors in an electrically conductive manner.
In this development of the disclosure it is provided that either the Vbat connectors of each housing or the GND connectors of each housing are connected to each other via the die paddle of the lead frame. The respective other supply potential connectors (GND or Vbat) are connected via a conductor path formed in the die or via a conductor path formed on a PCB on which the die is located.
The disclosure also comprises a device for connection as a bus node to a differential two-wire data bus (b1b2b3) of a data bus system for the transmission of illumination data for light emitting components (LED1, LED2, LED3, LED4), wherein the two-wire data bus (b1b2b3) comprises a plurality of two-wire data bus sections (b1, b2, b3) divided by bus nodes, and wherein the device is provided with
In this case, at least three sets of light emitting components (LED1, LED2, LED3) may be provided, each having at least one light emitting component (LED1, LED2, LED3), which are arranged either outside the housing (GH) or in the recess (ASP) of the recess (GH) and/or on the housing (GH), wherein the at least one light emitting component (LED1, LED2, LED3) of each set of light emitting components (LED1, LED2, LED3) has a color different from the luminous color of the respective at least one light emitting component (LED1, LED2, LED3) of any other set of light emitting components (LED1, LED2, LED3).
Further, at least two sets of light emitting components (LED1, LED2, LED3, LED4), each having one light emitting component (LED1, LED2, LED3, LED4), or by at least three sets of light emitting components (LED1, LED2, LED3, LED4), each having one light emitting component (LED1, LED2, LED3, LED4), may be provided, wherein the brightness of the at least one light emitting component (LED1, LED2, LED3, LED4) of one set of light emitting components (LED1, LED2, LED3, LED4), respectively, is configured to be set differently from the at least one light emitting component (LED1, LED2, LED3, LED4) of any other set of light emitting components (LED1, LED2, LED3, LED4) by adjusting the luminosity in dependence on the data content of an illumination register (ILR).
According to the disclosure, it has been found that a two-wire data bus formed by two one-wire test buses, as they are described together with the associated operating method e.g. in the documents DE-B-10 2015 004 433, DE-B-10 2015 004 434, DE-B-10 2015 004 435 and DE-B-10 2015 004 436, the contents of which are incorporated into the subject matter of the present application by reference, is particularly suitable for the transmission of such data, specifically for the control of the light emitting components of light strips, if each bus node comprises a suitable sub-device for bidirectional relay. The use of a differential multi-level JTAG bus for the control of the energy supply is already addressed in the documents DE-B-10 2016 100 837, DE-B-10 2016 100 838, DE-B-10 2016 100 839, DE-B-10 2016 100 840, DE-B-10 2016 100 841, DE-B-10 2016 100 842, DE-B-10 2016 100 843, DE-B-10 2016 100 845, DE-B-10 2016 100 847 and DE-B-10 2016 101 181, the contents of which are incorporated into the subject matter of the present application by reference.
In contrast to the subject matter of DE-B-10 2015 004 433, DE-B-10 2015 004 434, DE-B-10 2015 004 435 and DE-B-10 2015 004 436, however, useful data, in particular for illumination control, are now transmitted differentially, instead of test data. This allows for a substantially higher data transmission rate at lower EMV radiation. In contrast to the known CAN protocol, the data clock is transmitted along, whereby a complicated reconstruction of the data clock in the bus nodes becomes superfluous, and thus considerably reduces the costs of the transceivers in the bus nodes (BS1 to BSn). Further, also the test bus disclosed in DE-B-10 2015 004 433, DE-B-10 2015 004 434, DE-B-10 2015 004 435 and DE-B-10 2015 004 436 is designed only for a point-to-point connection. Thus, it is necessary on the one hand to modify this test bus such that a plurality of bus slaves can be controlled and operated as bus nodes and, on the other hand, to modify the test bus such that it can be operated at a higher data rate. The latter is achieved by using a two-wire data bus of two one-wire data busses. According to the disclosure, the control data are written into and/or read from a special data register (DR) of a JTAG interface via the two-wire data bus.
In contrast to the documents DE-B-10 2016 100 837, DE-B-10 2016 100 838, DE-B-10 2016 100 839, DE-B-10 2016 100 840, DE-B-10 2016 100 841, DE-B-10 2016 100 842, DE-B-10 2016 100 843, DE-B-10 2016 100 845, DE-B-10 2016 100 847 and DE-B-10 2016 101 181, it is thus possible, according to the claimed technical teaching of the present disclosure, to achieve a higher speed in transmitting the illumination data to the bus nodes.
The central idea of the disclosure is the complementary modulation of the two one-wire data buses. This reduces the EVM radiation and a higher data transmission speed can be achieved thereby.
The above-mentioned object, as well as other objects are achieved, according to the present disclosure, by providing an interface unit comprising a JTAG interface which is configured to exchange time-division multiplexed signals with the integrated circuit in chronological sequence, using an interface means, and which can be controlled via a two-wire data bus. The signals are formatted such that all information required by the JTAG interface to control the data stream and to set the illumination parameters of the connected light emitting components, are transmitted serially and with differential signals via this interface. Here, all data values of the JTAG boundary protocol are transmitted as a differential signal in time slots provided for that purpose. Besides the time-division multiplexing of the JTAG control signals, the interface unit of the disclosure uses three different differential voltage value ranges (VB1, VB2, VB3) for the differential voltage signal and the differential voltage level (TOW) on the differential two-wire data bus (cf.
In contrast to the patent literature mentioned above,
The disclosure thus primarily relates to a bidirectional differential data bus with a two-wire data bus (b1b2b3b4) formed by two one-wire data buses (b1a, b2a, b3a, b4a; b1b, b2b, b3b, b4b) between a first sub-device, i.e. the bus master (BM), and at least two further sub-devices, i.e. the bus nodes (BS1, BS2, BS3) (cf.
Now, the problem arises that besides the data transmission, also a synchronization signal has to be transmitted in a differential manner. For this purpose, in addition, the system clock is transmitted by a clock signal, the TCK signal, from the bus master (BM) to the bus nodes (BS1, BS2, BS3) via the two-wire data bus (b1b2b3). To make this communication possible, the bus nodes (BS1, BS2, BS3) comprise a first means that compares the differential signal level (TOW) on the first one-wire data bus (b1a, b2a, b3a) and the second one-wire data bus (b1b, b2b, b3b) of the two-wire data bus (b1b2b3) to a third threshold value (V2H) (see also
For transmitting the data from the bus master (BM), i.e. the host processor, to a bus node (BS1, BS2, BS3), data are transmitted in at least three successive time slots (TIN0, TIN1, TDOZ) by the bus master (BM) or the relevant bus node (BS1, BS2, BS3) via the two-wire data bus (b1b2b3) or the two-wire data bus section of the two-wire data bus section (b1, b2, b3) connected to the bus node (BS1, BS2, BS3), see
In contrast to prior art, however, in the third time slot, i.e. the bus node transmission time slot (TDOZ), the datum is transmitted from the relevant bus node (BSn) to the bus master (BM) only in the second and the third voltage value range (VB2 and VB3) and not in the first voltage value range (VB1), if the transmission address transmitted and stored in the transmission register (SR) of the JATG interface of the bus node corresponds to the stored bus node address of the bus node (BSn) of interest stored in the bus node address register (BKADR) of the bus node (BSn) of interest during the initialization of the bus. The bus node (BSn) of interest comprises said address register (BKADRn) as the data register (DRn) of its JTAG interface. Thus, according to the disclosure, the third time slot, i.e. the bus node transmission time slot (TDOZ), contains a second datum that is transmitted from the relevant bus node (BSn) to the bus master (BM), and wherein the bus master (BM) receives this second datum from the relevant bus node (BSn), and wherein the second datum is transmitted by the relevant bus node (BSn) only in the second voltage value range (VB2) and the third voltage value range (VB3). At the same time, the clock is transmitted by the bus master (BM) in each time slot (TIN0, TIN1, TDOZ), see
In a particular example, such a data bus system is characterized in that three logical states are used in the bidirectional transmission of the data on the two-wire data bus (b1b2b3) or on a connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3) by the bus master (BM) and the bus node (BS1, BS2, BS3), wherein these logical states have a hierarchy. A clock state, in this case the state in which the amount of the differential signal level (TOW) of the two-wire data bus (b1b2b3) or on a connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3) is in the first voltage value range (VB1), has the highest priority and cannot be overwritten by other transmission devices, e.g. those of the bus nodes (BS1, BS2, BS3). Thereby, it is ensured that the bus master (BM) and the bus nodes (BS1, BS2, BS3) can always operate synchronously, at least with respect to that bus clock. This is a substantial advantage, e.g. over a CAN bus, where a complex clock recovery is required in the bus nodes. In order to be able to obtain this first logical state, in which the amount of the differential signal level (TOW) of the two-wire data bus (b1b2b3) or on a connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3) is forced into the first voltage value range (VB1), the master two-wire data bus interface (OWM) of the bus master (BM) preferably comprises a first dominant switch in the form of a first transistor (T1a), see
For transmitting data, the amount of the differential signal level (TOW) of the two-wire data bus (b1b2b3) or on a connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3) is transposed by the transmitters (T1a, T2a, T3a, T1b, T2b, T3b) of the bus master (BM) and/or of the bus nodes (BS1, BS2, BS3) from the second voltage value range (VB2) to the third voltage value range (VB3), if a logical value is to be transmitted that is opposite to the logical data value of the second voltage value range (VB2). For this purpose, the respective transmitting unit, i.e. the bus master (BM) or the respective bus nodes (BS1, BS2, BS3), each inject current into the respective one-wire data bus of the two-wire data bus (b1b2b3) or the respective connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3). These two injected currents cause a changed voltage drop across the voltage divider resistors (R1a, R2a; R1b+, R1b). Given a suitable polarity of the injected current, the amount of the differential signal level (TOW) of the two-wire data bus (b1b2b3) or on a connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3) is shifted from the second voltage value range (VB2) to the third voltage value range (VB3). If a simultaneous transmission by such a data stream and a simultaneous closing of the dominant switches (T1a, T1b) should occur, the dominant switches (T1a, T1b), given they are designed to be of a sufficiently low resistance, as provided by the disclosure, will discharge the transmission current of the respective transmitter and will thus overwrite the amount of this differential signal level (TOW) and possibly also the differential signal level (TOW) generated by the voltage dividers (R1a, R1, R2a, R2b). However, other than in prior art, the possibility of a short-circuit does not exist. In particular, there a short-circuit between the bus node side and the bus mater transmitter, known from US-A-2007/0033465, will not occur. Thus, it is a particular feature of the device that a second one of the three logical states on the two-wire data bus is generated by two first switchable current sources, preferably realized as a second transistor (T2a) and a further second transistor (T2b) (see
Preferably, the first logical state corresponds to a first differential voltage value level (−VIO) in the first voltage value range (VB1) on the two-wire data bus (b1b2b3) or on a connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3), the second logical state corresponds to a medium second differential voltage value level (VM) in the second voltage value range (VB2) on the two-wire data bus (b1b2b3) or on a connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3), and the third logical state corresponds to a third differential voltage value level (VIO) in the third voltage value range (VB3) on the two-wire data bus (b1b2b3) or on a connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3), see
Advantageously, the second logical state is used to transmit a first logical state, e.g. “low”, of a data signal and the third logical state on the two-wire data bus (b1b2b3) or on a connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3) is sued for the transmission of a second logical state, e.g. “high”, of the data signal. If the two-wire data bus line is in the first logical state, the same is ignored for the purposes of data transmission.
According to the disclosure, the first logical state on the two-wire data bus (b1b2b3) or on a connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3) is used to transmit a first logical state, e.g. “low”, of a system clock signal, and the third or the second logical state on the two-wire data bus (b1b2b3) or on a connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3) is used to transmit a second logical state, e.g. “high”, of the system clock signal. If the logical state on the two-wire data bus (b1b2b3) or on a connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3) changes between the second or third logical state on the two-wire data bus (b1b2b3) or on a connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3), this change is ignored for the purposes of transmitting the system clock and is typically further interpreted as a second logical state, e.g. “high”.
Accordingly, in one example of the disclosure, the technology disclosed is a differential data bus system with a first one-wire data bus (b1a, b2a, b3a, b4a) and a second one-wire data bus (b1b, b2b, b3b, b4b) of a two-wire data bus (b1b2b3) for the transmission of data between a bus master (BM) and at least two bus nodes (BS1, BS2, BS3), in particular to bus nodes of light emitting components. Here, the first one-wire data bus (b1a, b2a, b3a, b4a) and the second one-wire data bus (b1b, b2b, b3b, b4b) of the two-wire data bus (b1b2b3) are respectively divided by the bus nodes (BS1, BS2, BS3) into at least two two-wire data bus sections (b1, b2, b3), each having at least two one-wire data bus sections of the associated two one-wire data buses. The two-wire data bus is terminated by a bus node, the so-called terminal bus node (BS3). Each of the bus nodes (BS2, BS3), except for the first bus node (BS1), is connected to a preceding bus node (BS1, BS2) of the bus nodes (BS1, BS2, BS3) via a preceding two-wire data bus section (b2, b3) of the two-wire data bus sections (b1, b2, b3), each formed by two one-wire data bus sections. The first bus node (BS1) is connected to the bus master (BM) via a preceding first two-wire data bus section (b1) of the two-wire data bus sections (b1, b2, b3). Each bus node (BS1, BS2), except for a terminal bus node (BS3), is connected to a succeeding bus node (BS2, BS3) of the bus nodes (BS1, BS2, BS3) via a succeeding two-wire data bus section (b2, b3) of the two-wire data bus sections (b1, b2, b3). This does not apply to the terminal bus node (BS3). The bus master (BM) is provided with a master two-wire data bus interface (OWM), the master two-wire data bus interface (OWM) being provided to bidirectionally transmit and receive data, using a data bus protocol with more than two physical differential voltage or current levels in terms of absolute voltage value, via the two-wire data bus (b1b2b3) or at least a two-wire data bus section (b1, b2, b3) of the two-wire data bus sections (b1, b2, b3), hereinafter referred to as the two-wire data bus section (b1, b2, b3) of interest. Each of the two-wire data bus sections (b1, b2, b3) of interest comprises only two signal lines, i.e. the two one-wire data bus sections (bna, bnb) of interest. A two-wire data bus interface (OWSn) of the bus node (BSn) of interest of the bus nodes (BS1, BS2, BS3), hereinafter referred to as the bus node (BSn) of interest, and a differential transfer gate (TGn) of the bus node (BSn) of interest are electrically connected to the two-wire data bus section (bn) of interest. The two-wire data bus interface (OWSn) of the bus node of interest is provided to bidirectionally transmit and receive data, using a data bus protocol with more than two physical (differential) voltage or current levels (differential) in terms of absolute voltage value, via the two-wire data bus section (b1, b2, b3) of interest. The differential transfer gate (TGn) of the bus node (BSn) of interest is provided to separate the two-wire data bus section (ba) of interest from an optional succeeding two-wire data bus section (b(n+1)) and/or to electrically connect it with the latter. The bus node (BSn) of interest respectively has a first transfer gate control register (TGCRn) configured to control the differential transfer gate (TGn) of the bus node (BSn) of interest. The bus master (BM) can write the differential transfer gate (TGn) of the bus node (BSn) of interest via the two-wire data bus interface (OWS) and the two-wire data bus (b1b2b3) or the two-wire data bus section (bn) of interest and the two-wire data bus interface (OWSn) of the bus node (BSn) of interest. Thus, the bus master (BM) is able to control the state of the differential transfer gate (TGn) of the bus node (BSn) of interest. In this context, each differential transfer gate (TGn) comprises two individual transfer gates for respectively connecting one preceding one-wire data bus section (bna, bnb) of the preceding two-wire data bus section (bn) and one succeeding one-wire data bus section (b(n+1)a, b(n+1)b) of the succeeding two-wire data bus section (b(n+1)).
In another example, the bus node (BSn) of interest internally has at least one interface compliant to IEEE 1149, also known as a JTAG interface, which is connected to the two-wire data bus (b1b2b3) or at least the preceding two-wire data bus section (Bn) of interest via the two-wire data bus interface (OWSn) of the bus node (BSn) of interest so that the bus master (BM) can serve this JTAG interface via the two-wire data bus (b1b2b3) or at least the preceding two-wire data bus section (Bn) of interest. A JTAG interface in the sense of the present disclosure is characterized in that it comprises a test controller (TAPCn) of the bus node (BSn) of interest in the form of a finite automat—also referred to as a Finite State Machine—having a state diagram according to
In a further advantageous example, a data bus according to the present disclosure is characterized in that the respective transfer gate control register (TGCRn) of the bus node (BSn) of interest can be written by the bus master (BM) by means of the at least one JTAG test interface of the bus node (BSn) of interest via the two-wire data bus (b1b2b3) or at least via the two-wire data bus section (bn).
In a further advantageous example, a data bus system according to the present disclosure is characterized in that at least the bus node (BSn) of interest, i.e. a light emitting component bus node, is provided to control light emitting component associated thereto, hereinafter referred to as light emitting component of interest, in dependence on data transmitted from the bus master (BM) to the bus node (BSn) of interest via the two-wire data bus (b1b2b3) or the two-wire data bus section (bn) of interest.
In a further advantageous example, a data bus system according to the present disclosure is characterized in that the JTAG interface of the bus node (BSn) of interest comprises at least one illumination register (ILR) as a data register (DR) of the JTAG interface of the bus node (BSn) of interest, wherein the control of the light emitting component by the bus node (BSn) of interest, in particular with respect to brightness and/or color temperature, using PWM units (PWM1, PWM2, PWM3) of the bus node (BSn) of interest, depends at least temporarily on the at least temporary content of the illumination register.
In a further example, a data bus system according to the present disclosure is characterized in that the JTAG interface of the bus node (BSn) of interest comprises at least one illumination instruction register (ILIRn) as a data register (DRn) of the JTAG interface of the bus node (BSn) of interest and an illumination register (ILRn) as a further data register (DRn) of the JTAG interface of the bus node (BSn) of interest. It depends at least on parts of the content of the illumination instruction register (ILIRn) of the bus node (BSn) of interest, whether the illumination register (ILRn) of the bus node (BSn) of interest receives the serial illumination data for controlling the control of the light emitting component of interest from the bus master (BM) or another bus node (BS1, BS2, BS3) via the JTAG interface by means of the combined TMS-TDI signal (TMS_TDIn) of the JTAG interface of the bus node (BSn) of interest or a separate data input (SILDIIn) of the bus node (BSn) of interest. In this case, the control of the light emitting component by the bus node (BSn) of interest depends at least temporarily on the at least temporary content of the illumination register (ILRn) of the bus node (BSn) of interest.
The differential data bus system of the present disclosure is provided with a two-wire data bus (b1b2b3) formed by a first one-wire data bus (b1a, b2a, b3a, b4a) and a second one-wire data bus (b1b, b2b, b3b) for the transmission of data between a bus master (BM) and at least two bus nodes (BS1, BS2, BS3), in particular light-emitting bus nodes. The two-wire data bus (b1b2b3) is divided by the bus nodes (BS1, BS2, BS3) in at least two two-wire data bus sections (b1, b2, b3). It is terminated by a bus node, the terminal bus node (BS3). Each bus node (BS2, BS3), except for a first bus node (BS1), is connected to a preceding bus node (BS1, BS2) of the bus nodes (BS1, BS2, BS3) via a preceding two-wire data bus section (b2, b3) of the two-wire data bus sections (b1, b2, b3). The one first bus node (BS1) is connected to the bus master (BM) via a preceding first two-wire data bus section (b1) of the two-wire data bus sections (b1, b2, b3). Each bus node (BS1, BS2), except for the terminal bus node (BS3), is connected to a succeeding bus node (BS2, BS3) of the bus nodes (BS1, BS2, BS3) via a succeeding two-wire data bus section (b2, b3) of the two-wire data bus sections (b1, b2, b3). The bus system has the bus master (BM) with a master two-wire data bus interface (OWM). As described, the master two-wire data bus interface (OWM) is provided to bidirectionally transmit and receive data, using a data bus protocol with more than two physical differential voltage or current levels in terms of absolute voltage value, via the two-wire data bus (b1b2b3) or at least a two-wire data bus section (b1, b2, b3) of the two-wire data bus sections (b1, b2, b3), hereinafter referred to as the two-wire data bus section (bn) of interest. The two-wire data bus section (bn) of interest comprises only two signal lines. A two-wire data bus interface (OWSn) of a bus node of the bus nodes (BS1, BS2, BS3), hereinafter referred to as the bus node (BSn) of interest, electrically connected to the two-wire data bus section (bn) of interest. The two-wire data bus interface (OWSn) of the bus node of interest is provided to bidirectionally transmit and receive data, using a data bus protocol with more than two physical (differential) voltage or current levels (differential) in terms of absolute voltage value, via the two-wire data bus section (b1, b2, b3) of interest. The bus node (BSn) of interest comprises an address register (BKADRn) as the data register (DR) of a JTAG interface, which can be written by the bus master (BM) preferably only when the differential transfer gate (TGn) of the bus node (BSn) of interest is open, and wherein it depends on the content of this register and on the content of the transmission register (SR) of the JTAG interface of the bus node (BSn) of interest, whether the two-wire data bus interface (OWSn) of the bus node (BSn) of interest is allowed to output data onto the two-wire data bus (b1b2b3) and/or the two-wire data bus section (b1, b2, b3) of interest at times provided for that purpose and/or after transmission of specific data, e.g. a transmission address for the transmission registers (SR) of the bus nodes, by the bus master (BM) or another bus node of the bus nodes (BS1, BS2, BS3). The two-wire data bus interface (OWSn) of the bus node (BSn) of interest is provided to send data via the two-wire data bus section (bn) of interest, using a data bus protocol with more than two physical (differential) voltage or current levels (differential) in terms of absolute voltage value.
In a further suitable example, a data bus system according to the present disclosure is characterized in that the bus node (BSn) of interest internally has at least one interface compliant to IEEE 1149, also known as a JTAG interface, which is connected to the two-wire data bus (b1b2b3) or at least the preceding two-wire data bus section (Bn) of interest via the two-wire data bus interface (OWSn) of the bus node (BSn) of interest so that the bus master (BM) can serve this JTAG interface via the two-wire data bus (b1b2b3) or at least the two-wire data bus section (Bn) of interest. A JTAG interface of the bus node (BSn) of interest in the sense of the present disclosure is characterized in that it comprises a test controller (TAPCn) in the form of a finite automat—also referred to as a Finite State Machine—having a state diagram according to
In a further advantageous example, a data bus system according to the present disclosure is characterized in that a differential transfer gate (TGn) of the bus node (BSn) of interest is electrically connected to the two-wire data bus (bn) of interest. The differential transfer gate (TGn) of the bus node (BSn) of interest is provided to separate the two-wire data bus section (bn) of interest from the optional succeeding two-wire data bus interface (OWSn) (b(n+1)) and/or to electrically connect it to the same. Here, the respective first one-wire data bus section (bna) of interest of the two-wire data bus (bn) of interest is connected to or separated from the corresponding succeeding first one-wire data bus section (b(n+1)a) of the succeeding two-wire data bus (b(n+1)). Further, the respective second one-wire data bus section (bnb) of interest of the two-wire data bus (bn) of interest is connected to or separated from the corresponding succeeding second one-wire data bus section (b(n+1)b) of the succeeding two-wire data bus (b(n+1)). The bus node (BSn) of interest has a transfer gate control register (TGCRn) as a data register (DRn) of the JTAG interface of the bus node (BSn) of interest, which is configured to control the differential transfer gate (TGn) of the bus node (BSn) of interest. The respective transfer gate control register (TGCRn) of the bus node (BSn) of interest can be written at least by the bus master (BM) via the two-wire data bus (b1b2b3) or at least the two-wire data bus section (bn) of interest, using the at least one JTAG test interface of the bus node (BSn) of interest.
In a further advantageous example, a data bus system according to the present disclosure is characterized in that at least the bus node (BSn) of interest, i.e. a light emitting component bus node, is provided to control light emitting component (LMn) associated thereto, hereinafter referred to as light emitting component (LMn) of interest, in dependence on data transmitted from the bus master (BM) to the bus node (BSn) of interest via the two-wire data bus (b1b2b3) or the two-wire data bus section (bn) of interest.
In a further suitable example, a data bus system according to the present disclosure is characterized in that the JTAG interface of the bus node (BSn) of interest comprises at least one illumination register (ILRn) as a data register (DRn) of the JTAG interface of the bus node (BSn) of interest, wherein the control of the light emitting component (LMn) of interest by the bus node (BSn) of interest depends at least temporarily on the at least temporary content of the register. This may e.g. regard the duty cycle, the amplitude, the frequency and other parameters of the PWM control.
In a further suitable example, a data bus system of the present disclosure is characterized in that the JATG interface of the bus node (BSn) of interest comprises at least one illumination instruction register (ILIRn) as a data register (DRn) of the JTAG interface of the bus node (BSn) of interest and an illumination register (ILRn) as a further data register (DRn) of the JTAG interface of the bus node (BSn) of interest. It depends at least on parts of the content of the illumination instruction register (ILIRn) of the bus node (BSn) of interest, whether the illumination register (ILRn) of the bus node (BSn) of interest receives the preferably serial illumination data for controlling the control of the light emitting component of interest from the bus master (BM) or another bus node (BS1, BS2, BS3) via the test data interface (TMS_TDIn) of the JTAG interface of the bus node (BSn) of interest or a separate data input (SILDIIn) of the bus node (BSn) of interest. The control of the light emitting component (LMn) of interest by the bus node (BSn) of interest depends at least temporarily on the at least temporary content of the illumination register (ILRn).
A JTAG interface of a bus node (BS1, BS2, BS3) for controlling the control of light emitting component (LM) by a bus node (BS1, BS2, BS3) of a light chain is characterized, according to the present disclosure, in that it comprises at least one illumination register (ILR) as a data register (DR) of this JTAG interface, wherein the control of the light emitting component (LM) by the bus node (BSn) of interest depends at least temporarily on the at least temporary content of the register. As before, a JTAG interface is characterized in that its test controller (TAPC) comprises a state diagram corresponding to the IEEE 1149 standard and in particular to one or a plurality of its sub-standards IEEE 1149.1 to IEEE 1149.8 and their advancements. This definition of the characteristics of a JTAG interface applies throughout the entire document of the present disclosure.
A method of the present disclosure for controlling a light emitting component (LMn) by means of an electric control device within a relevant bus nodes (BSn) of a plurality of bus nodes (BS1, BS2, BS3) thus comprises the following steps:
transmitting control data for setting lighting values for at least one light emitting component by controlling a JTAG test controller (TAPCn) of a JTAG interface within the bus node (BSn) of interest which supplies at least one light emitting component (LMn) with controllable electric power in dependence on these control data. The JTAG interface of the bus node (BSn) of interest is again—as it is throughout the application—characterized in that the test controller (TAPCn) of the bus node (BSn) of interest comprises a state diagram corresponding to the IEEE 1149 standard and in particular to one or a plurality of the sub-standards IEEE 1149.1 to IEEE 1149.8 and their advancements.
A JTAG interface according to the present disclosure for controlling the control device of light emitting component by a bus node (BSn) of a light chain may also be characterized in that it comprises at least one illumination control register (ILCR) as a data register of said JTAG interface and an illumination register (ILIRn) as a data register of the JTAG interface. According to the disclosure, it depends at least on parts of the content of the illumination control register (ILCRn), whether the illumination register (ILIRn) receives data via the test data interface (TMS_TDIn) of the JTAG interface or via a separate data input (SILDI). These registers may also be partial registers of the instruction register (IRn) of the bus node (BSn) of interest or of another data register (DRn) of the JTAG interface of the bus node (BSn) of interest. However, a separate implementation is generally preferable. The control of the light emitting component (LMn) by the bus node (BSn) of interest then depends at least temporarily on the at least temporary content of the illumination register (ILRn) of the bus node (BSn) of interest. As before, the JTAG interface is characterized in that it comprises a test controller (TAPC) comprising a state diagram corresponding to the IEEE 1149 standard and in particular to one or a plurality of the sub-standards IEEE 1149.1 to IEEE 1149.8 and their advancements.
A differential data bus according to this disclosure between a first sub-device, i.e. the bus master (BM), and at least two further sub-devices, i.e. the bus nodes (BS1, BS2, BS3), comprises a two-wire data bus (b1b2b3) formed by a first one-wire data bus (b1a, b2a, b3a) and a second one-wire data bus (b1b, b2b, b3b). It serves for data transmission and system clock transmission between the bus master (BM) and the bus nodes (BS1, BS2, BS3). The two-wire data bus (b1b2b3) is divided into at least two two-wire data bus sections (b1, b2, b3) by the bus nodes (BS1, BS2, BS3). Each of these bus nodes (BS2, BS3), except for a first bus node (BS1), is connected to a preceding bus node (BS1, BS2) of the bus nodes (BS1, BS2, BS3) via a preceding two-wire data bus section (b2, b3). The first bus node (BS1) is connected to the bus master (BM) via a preceding first two-wire data bus section (b1). Each of these bus nodes (BS1, BS2), except for a terminal bus node (BS3), is connected to a succeeding bus node (BS2, BS3) via a succeeding two-wire data bus section (b2, b3). This applies when the bus node is not the last bus node (B3) of the chain of bus nodes (BS1, BS2, BS3), seen from the bus master (BM) along the array of bus nodes (BS1, BS2, BS3). Data are or can be transferred bidirectionally between the bus master (BM) and a bus node of the bus nodes (BS1, BS2, BS3), hereinafter referred to as the bus node (BSn) of interest, via the two-wire data bus (b1b2b3) or at least via a two-wire data bus section (b1, b2, b3) of the two-wire data bus sections (b1, b2, b3), hereinafter referred to as the two-wire data bus section (bn) of interest. In addition, a system clock is transmitted by the bus master (BM) to the bus node (BSn) of interest via the two-wire data bus (b1b2b3) or at least the two-wire data bus section (bn) of interest, with a system clock period (T/3) divided into at least a first half-clock period (T1H) and a second half-clock period (T2H) which may differ in temporal duration. At least the bus node (BSn) of interest has a first means, in particular a third comparator (cmp3), that compares the amount of the differential signal level (TOW) on the two-wire data bus (b1b2b3) in the form of the amount of a signal voltage difference between the potential of the first one-wire data bus section (bna) of the two-wire data bus section (bn) of interest and the potential of the second one-wire data bus section (bnb) of the two-wire data bus section (bn) of interest to the value of a third threshold value, in particular the potential of a third threshold value signal, i.e. the third threshold value (V2H). The bus node (BSn) of interest has a second means, in particular a second comparator (cmp2), which at the same time compares the amount of said differential signal level (TOW) to the value of a second threshold value, in particular the voltage level of a second threshold value signal (V2L). Here, the third threshold value (V2H) differs from the second threshold value (V2L). The second and the third threshold values (V2L, V2H) define three signal voltage value ranges (VB1, VB2, VB3) for the absolute voltage value of the differential signal level (TOW) on the two-wire data bus (b1b2b3). Here, a first voltage value range (VB1) delimits a medium voltage value range as a second voltage value range (VB2) in a downward direction. However, the second voltage value range (VB2) is delimited in the upward direction, but opposite to the first voltage value range (VB1), by a third voltage value range (VB3). Here, data are transmitted on the two-wire data bus section (bn) of interest in chronologically separate or successive time slot packages, each with the duration of a system clock period (T/3) with at least three successive time slots (TIN0, TIN1, TDOz). A first time slot (TIN0) and a second time slot (TIN1) contain at least one check datum and/or a first datum, respectively transmitted to the bus node (BS1, BS2, BS3) of interest by the bus master (BM), wherein the check datum and the first datum can be compatible in particular with the data of the IEEE.1 4 wire test data bus or with another sub-standard of the IEEE 1149 standard, and wherein the bus node (BSn) of interest receives the check datum and the first datum from the bus master (BM). A third time slot (TDOz) contains a second datum which is transmitted to the bus master (BM) by the bus node (BSn) of interest, wherein the bus master (BM) receives this second datum from the bus node (BSn) of interest and wherein the second datum is transmitted only in the second voltage value range (VB2) and the third voltage value range (VB3). The data are transmitted in a half-clock period of the at least two half-clock periods (T1H, T2H) of a time slot of a system base clock period (T). The system clock is transmitted by a clock signal in the first voltage value range (VB1) during the respective other half-clock period of the at least two half-clock periods (T1H, T2H) of the time slot of a system base clock period (T).
According to another advantageous example of the disclosure, the two-wire data bus of the present disclosure arranged between a first sub-device, i.e. the bus master (BM), and at least two sub-devices, i.e. the bus nodes (BS1, BS2, BS3), is characterized in that at least three logical states are used by the bus master (BM) and the bus nodes (BS1, BS2, BS3) in transmitting the data bidirectionally on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (b1, b2, b3) of interest.
In another suitable example of the disclosure, the data bus between a first sub-device, i.e. the bus master (BM), and at least two further sub-devices, i.e. the bus nodes (BS1, BS2, BS3), is characterized in that at least a first of the at last three logical states on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (b1, b2, b3) of interest is generated by first dominant switches (T1a, T1b) of the bus master (BM), which state forces the amount of the potential difference between the first one-wire data bus (b1a, b2a, b3a) and the second one-wire data bus (b1b, b2b, b3b) or at least between the first one-wire data bus section (bna) of interest and the second one-wire data bus section (bnb) of interest into the first voltage value range (VB1).
In a suitable example, the data bus of the present disclosure between a first sub-device, i.e. the bus master (BM), and at least two further sub-devices, i.e. the bus nodes (BS1, BS2, BS3), is characterized in that a second of the at least three logical states on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (b1, b2, b3) of interest is generated by switching on a first switchable current source (T2a, T2b) in the bus master (BM) and/or by switching on a second switchable current source (T3a, T3b) in the bus node (BS1, BS2, BS3), see
In another advantageous example of the disclosure, the data bus of the present disclosure arranged between a first sub-device, i.e. the bus master (BM), and at least two sub-devices, i.e. the bus nodes (BS1, BS2, BS3), is characterized in that by switching on the first switchable current source (T2a, T2b) in the bus master (BM) on and/or by switching a second switchable current source (T3a, T3b) in one of the bus nodes (BS1, BS2, BS3), the amount of the potential difference—i.e. the amount of the differential signal level (TOW)—on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (b1, b2, b3) of interest is forced into the third voltage value range (VB3), if the first dominant switches (T1a, T2a) of the bus master (BM) are not switched on, which would force the amount of the differential signal level (TOW) on the two-wire data bus or at least on the two-wire data bus section (bn) of interest into the first voltage value range upon being switched on and would overwrite the switchable current sources (T2a, T2b, T3a, T3b).
In another advantageous example, the data bus of the present disclosure arranged between a first sub-device, i.e. the bus master (BM), and at least two sub-devices, i.e. the bus nodes (BS1, BS2, BS3), is characterized in that, if none of the other logical states prevails, a differential pull circuit (R1a, R2a; R1b, R1b) generates a third of the at least three logical states on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (bn) of interest by the differential pull circuit (R1a, R2a; R1b, R1b) bringing the amount of the differential signal level (TOW) on the two-wire data bus or at least on the two-wire data bus section (bn) of interest to a second differential voltage value level (VM) in the second voltage value range (VB2).
In another advantageous example of the disclosure, the data bus of the present disclosure arranged between a first sub-device, i.e. the bus master (BM), and at least two further sub-devices, i.e. the bus nodes (BS1, BS2, BS3), is characterized in that one or more changes from a second or a third logical state on the two-wire data bus (b1b2b3) or at least on the two-wire data bus section (bn) of interest, on the one hand, to a first logical state on the two-wire data bus (b1b2b3) or at least on the two-wire data bus section (bn) of interest, on the other hand, and one or more changes in the opposite direction are used to transmit a clock signal.
In another advantageous example of the disclosure, the data bus of the present disclosure arranged between a first sub-device, i.e. the bus master (BM), and at least two further sub-devices, i.e. the bus nodes (BS1, BS2, BS3), is characterized in that one or more changes from a second logical state on the two-wire data bus (b1b2b3) or at least on the two-wire data bus section (bn) of interest, on the one hand, to a third logical state on the two-wire data bus (b1b2b3) or at least on the two-wire data bus section (bn) of interest, on the other hand, via a first logical state on the two-wire data bus (b1b2b3) and one or more changes in the opposite direction are used to transmit a data signal from the bus master (BM) to the bus node of interest and/or from the bus node of interest to the bus master (BM).
In another suitable example of the disclosure, the data bus of the present disclosure arranged between a first sub-device, i.e. the bus master (BM), and at least two further sub-devices, i.e. the bus nodes (BS1, BS2, BS3), is characterized in that the data are transmitted in a half-clock period of the at least two half-clock periods (T1H, T2H) of a time slot, and the system clock is transmitted in another half-clock period of the at least two half-clock periods (T1H, T2H) of a time slot, wherein a time slot package has a length of a system base clock period (T) with at least three times two half-clock periods (T1H, T2H).
A data bus of the present disclosure extends between a first sub-device, i.e. the bus master (BM), and at least two further sub-devices, i.e. the bus nodes (BS1, BS2, BS3), wherein the data bus comprises a two-wire data bus (b1b2b3) with two data lines, which is divided into a plurality of paired one-wire data bus sections (b1a, b1b; b2a, b2b; b3a, b3b) by the bus nodes (BS1, BS2, BS3) and is terminated by a last bus node (BS3) of the bus nodes (BS1, BS2, BS3), i.e. the terminal bus node (BS3). Here, the data bus may also be characterized as follows: The bus master (BM) comprises a master two-wire data bus interface (OWM). The master two-wire data bus interface (OWM) further comprises a first differential switchable voltage source (T1a, T1b) with a first internal resistance, which can connect the two-wire data bus (b1b2b3) or at least a two-wire data bus section (b1, b2, b3), hereinafter referred to as the two-wire data bus section (bn) of interest, to a pair of supply lines (Vbat, GND). The master two-wire data bus interface (OWM) comprises a second switchable differential voltage source (T2a, T2b) with a second internal resistance, which can bring at least the two-wire data bus section (bn) of interest of the two-wire data bus (b1b2b3) or the two-wire data bus (b1b2b3) to a second potential difference, with respect to the amount, wherein the second switchable differential voltage source may also be a corresponding current source with a second internal resistance and the corresponding current value. At least one of the bus nodes (BS1, BS2, BS3), hereinafter referred to as the bus node (BSn) of interest, comprises a two-wire data bus interface (OWSn), hereinafter referred to as the two-wire data bus interface (OWSn) of interest. At least this two-wire data bus interface (OWSn) of interest of the bus node (BSn) of interest has a third switchable differential voltage source (T2a, T3b) with a third internal resistance, which can bring at least the two-wire data bus section (bn) of interest of the two-wire data bus (b1b2b3) or the two-wire data bus (b1b2b3) to a third potential difference, with respect to the amount, the amount of which is preferably the same as the second potential difference, and wherein the third switchable differential voltage source may also be a current source with a third corresponding internal resistance and the associated current value. The conversion of the values of real voltage sources into values of real current sources is well known to a person skilled in the art. At least the two-wire data bus section (bn) of interest of the two-wire data bus (b1b2b3) or the two-wire data bus (b1b2b3) is maintained on a differential signal level (TOW), with respect to the amount, between a third differential voltage value level (VIO) which preferably is equal to the fourth and the fifth absolute voltage value (VIO1, VIO2), and the first differential voltage value level (−VIO), by fourth differential voltage source, in particular a differential pull circuit (R1a, R2a; R1b, R1b), with a fourth internal resistance on a medium second differential voltage value level (VM). The absolute voltage value in this medium second differential voltage value level (VM) is between the value of the first differential voltage value level (−VIO) and the value of the fourth absolute voltage value (VIO1) and/or between the value of the first differential voltage value level (−VIO) and the fifth absolute voltage value (VIO2). The first internal resistance is smaller than the other internal resistances. The fourth internal resistance is greater than the other internal resistances.
A method of the disclosure for operating a data bus between a first sub-device, i.e. the bus master (BM), and at least two further sub-devices, i.e. the bus nodes (BS1, BS2, BS3), can be worded correspondingly. Here, the data bus comprises a two-wire data bus (b1b2b3) divided into at least two two-wire data bus sections (b1, b2, b3) by the at least two bus nodes (BS1, BS2, BS3) and terminated by at least one bus node (BS3) of the bus nodes (BS1, BS2, BS3), i.e. the terminal bus nodes (BS3). The method comprises the following steps: as the first step, a bidirectional transmission of data via the two-wire data bus (b1b2b3) or at least one two-wire data bus section (b1, b2, b3) of the two-wire data bus sections (b1, b2, b3), hereinafter referred to as the two-wire data bus section of interest, is performed between the bus master (BM) and at least one bus node (BS1, BS2, BS3), hereinafter referred to as the bus node (BSn) of interest; as the second step, the simultaneous transmission of a clock signal via the two-wire data bus (b1b2b3) or the two-wire data bus section (b1, b2, b3) of interest from the bus master (BM) to at least the bus node (BSn) of interest with a system clock period (T/3) is performed in preferably three successive time slots of a time slot package, wherein the time slots are divided into at least a first half-clock period (T1H) and a second half-clock period (T2H); as the next, third step, a comparison of the differential signal level (TOW) on the two-wire data bus (b1b2b3) or at least on the two-wire data bus section (b1, b2, b3) of interest in the form of a differential voltage as a differential signal level (TOW) on the two-wire data bus (b1b2b3) or at least on the two-wire data bus section (bn) of interest to a third threshold value (V2H), in particular that of a third threshold value signal (V2H) is performed by a third means of the bus node (BS1, BS2, BS3) of interest, in particular a third comparator (cmp3); as the next, fourth step, a comparison of the differential signal level (TOW) on the two-wire data bus (b1b2b3) or at least on the two-wire data bus section (bn) of interest in the form of a differential voltage as a differential signal level (TOW) on the two-wire data bus (b1b2b3) or at least on the two-wire data bus section (bn) of interest to a second threshold value (V2L), in particular of a second threshold value signal (V2L), which second threshold value is different from the third threshold value (V2H), is performed by a second means of the bus node (BS1, BS2, BS3) of interest, in particular a second comparator (cmp2). Here, the third and the second threshold value (V2L, V2H) define three signal voltage value ranges (VB1, VB2, VB3). A medium voltage value range as the second voltage value range (VB2) is delimited in the upward or the downward direction by a first voltage value range (VB1). The second voltage value range (VB2) is delimited in the downward or the upward direction, but opposite to the first voltage value range (VB1), by a third voltage value range (VB3); as the next, fifth step, a transmission of the data on the two-wire data bus (b1b2b3) or at least on the two-wire data bus section (bn) of interest is performed in time slot packages, each with a duration of a system base clock period (T) with at least three successive time slots (TIN0, TIN1, TDOZ), wherein the order of the time slots (TIN0, TIN1, TDOZ) within the succession of these at least three time slots (TIN0, TIN1, TDOZ) can be selected system-specifically; as the next, sixth step, a transmission of at least a check datum and/or a first datum is performed in a first time slot (TIN0) and in a second time slot (TIN1) from the bus master (BM) to the bus node (BS1, BS2, BS3) of interest, wherein the check datum and the first datum may be compatible with in particular the data of the IEEE 1149 standard, and wherein the bus node (BS1, BS2, BS3) of interest receives the check datum and the first datum; the transmission of a check datum and/or of a first datum is performed in one half-clock period of the at least two half-clock periods (T1H, T2H) of the respective time slot of the system base clock period (T) of the respective time slot, in the second voltage value range (VB2) and the third voltage value range (VB3) on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (b1, b2, b3) of interest from the bus master (BM) to the bus node (BS1, BS2, BS3) of interest in the first and/or second time slot (TIN0, TIN1) of the at least three successive time slots (TIN0, TIN1, TDOZ), wherein the bus node (BS1, BS2, BS3) of interest receives the first datum and wherein the transmission of the data is effected by one or more changes of the amount of the differential signal level (TOW) on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (b1, b2, b3) of interest between the second voltage value range (VB2) on the one hand and the third voltage value range (VB3) on the other hand via the first voltage value range (VB1) and one or more changes in the opposite direction.
As the next, seventh step, a transmission of a second datum is performed in one half-clock period of the at least two half-clock periods (T1H, T2H) of the respective time slot of the system base clock period (T) in the second voltage value range (VB2) and the third voltage value range (VB3) on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (bn) of interest from the bus node (BS1, BS2, BS3) of interest to the bus master (BM) in a third time slot (TDOZ) of the at least three successive time slots (TIN0, TIN1, TDOZ), wherein the bus master (BM) receives this second datum.
As the next, eight step, a transmission of a system clock is performed in the respective other half-clock period of the at least two half-clock periods (T1H, T2H) of the respective time slot of the system base clock period (T), typically in each of the at least three time slots (TIN0, TIN1, TDOZ), wherein no data are transmitted in this half-clock period, and wherein the transmission of the system clock in the respective time slot is effected by one or more changes of the amount of the differential signal level (TOW) on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (bn) of interest between the first voltage value range (VB1) on the one hand and the second voltage value range (VB2) and/or the third voltage value range (VB3) on the other hand and one or more changes in the opposite direction.
A variant of this method is characterized in that three logical states are used by the bus master (BM) and the bus node of interest in the bidirectional transmission of the data on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (b1, b2, b3) of interest, wherein each logical state is allocated to one, typically exactly one, voltage value range (VB1, VB2, VB3) of the differential signal level (TOW) on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (bn) of interest.
A further variant of this method is characterized by a temporary closure of the dominant differential switches (T1a, T1b) of the bus master (BM), which may each also be a MOS transistor or another semiconductor switch, for the temporary generation of a first of the three logical states on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (bn) of interest, wherein the amount of the differential signal level (TOW) on the two-wire data bus (b1, b2. b3) or at least the two-wire data bus section (bn) of interest is forced into the first voltage value range (VB1).
A further variant of this method is characterized by temporarily switching on a first switchable current source (T2a, T2b) in the bus master (BM) and/or by temporarily switching on a second switchable current source (T3a, T3b) in the bus node (BSn) of interest for the generation of a third of the logical states on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (b1, b2, b3) of interest.
Another variant of this method is characterized in that switching on the first switchable current source (I1, S1H) in the bus master (BM) and/or switching on the second switchable current source (I2, S2H) in the bus node of interest forces the potential on the one-wire data bus (b1, b2, b3) or at least the one-wire data bus section (b1, b2, b3) to a third potential, if the first dominant switch (S1L) of the bus master (BM) is not switched on which has the potential of the one-wire data bus.
Another variant of this method is characterized by generating a second of the three logical states on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (bn) of interest, in particular a differential pull circuit (R1a, R2a; R1b, R1b), if no other of the logical states prevails on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (bn) of interest, in particular by the pull circuit (R1a, R2a; R1b, R1b) maintaining the amount of the differential signal level (TOW) on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (bn) of interest on a medium second differential voltage value level (VM) in the second voltage value range (VB2).
Another variant of this method is characterized by the transmission of a system clock by changing from the second or the third logical state on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (bn) of interest on the one hand to a first logical state on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (bn) of interest on the other hand, and by changing in the opposite direction.
A further variant of this method is characterized by the transmission of data by changing from the second logical state on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (bn) of interest on the one hand to a third logical state on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (bn) of interest on the other hand via a first logical state on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (bn) of interest, and by changing in the opposite direction.
Another variant of this method is characterized in that a first or a second datum or a check datum or another datum is transmitted in one half-clock period of the at least two half-clock periods (T1H, T2H) of a time slot of the at least three successive time slots (TIN0, TIN1, TDOZ) in a time slot package, and a system clock is transmitted in the other half-clock period of the at least two half-clock periods (T1H, T2H) of this time slot of the at least three successive time slots (TIN0, TIN1, TDOZ), wherein a time slot package has the length of a system base clock period (T) with at least three times two half-clock periods (T1H, T2H).
Another aspect of the approach according to the disclosure relates to a method for operating a two-wire data bus (b1b2b3) between a first sub-device, i.e. the bus master (BM), and at least two further sub-devices, i.e. the bus nodes (BS1, BS2, BS3). The two-wire data bus (b1b2b3) is divided into at least two-wire data bus sections (b1, b2, b3) by the at least two bus nodes (BS1, BS2, BS3), and is terminated by at least one bus node (BS3) of the bus nodes (BS1, BS2, BS3), i.e. the terminal bus node (BS3). The method comprises, as the first step, the temporary connection of the two-wire data bus (b1b2b3) or at least a two-wire data bus section of the one-wire data bus sections (b1, b2, b3), hereinafter referred to as the two-wire data bus section (bn) of interest, to a first switchable differential voltage source (T1a, T1b) of the bus master (BM), which comprises a first internal resistance and, when switched on, generates a first signal level (TOW), differential with respect to absolute value, on the two-wire data bus (b1b2b3). As a second step, it comprises the temporary connection of the two-wire data bus (b1b2b3) or at least the two-wire data bus section (b1, b2, b3) of interest to a second switchable differential voltage source (T2a, T2b) of the bus master (BM), which has a second internal resistance and, when switched on, generates a second signal level (TOW), differential with respect to absolute value, on the two-wire data bus (b1b2b3). Here, the second switchable differential voltage source may also be configured as a differential current source (T2a, T2b) with a corresponding second internal resistance and a corresponding current value. The conversion of the values of real current and voltage sources, as mentioned herein, is well known to a person skilled in the art. As a third step, the method comprises the temporary connection of the two-wire data bus (b1b2b3) or at least the two-wire data bus section (bn) of interest to a third switchable differential voltage source (T3a, T3b) of a bus node (BS1, BS2, BS3), hereinafter referred to as the bus node (BSn) of interest. The third switchable differential voltage source, when switched on, causes a third signal level (TOW), differential with respect to amount, on the two-wire data bus (b1b2b3). Preferably, this third differential signal level (TOW) is equal to the second differential signal level (TOW). The third switchable voltage source (T3a, T3b) has a third internal resistance. The third switchable internal voltage source may also be conceived as a current source (T3a, T3b) with a corresponding third internal resistance and the corresponding current value. The conversion of the values of real current and voltage sources, as mentioned herein, is well known to a person skilled in the art. As a fourth step, the method comprises the temporary maintaining of the amount of the signal level (TOW) on the two-wire data bus (b1b2b3) or at least the two-wire data bus section (bn) of interest by a fourth differential voltage source, in particular a differential pull circuit (R1a, R2a; R1b, R1b), between a third differential voltage value level (VIO), which preferably is equal to the fourth and the fifth absolute voltage value (VIO1, VIO2), and the first differential voltage value level (−VIO), with a fourth internal resistance (R0) on a medium second differential voltage value level (VM). Here, the value of the medium second differential voltage value level (VM) is between the value of the first differential voltage value level (−VIO) and the value of the fourth absolute voltage value (VIO1) and/or between the value of the first differential voltage value level (−VIO) and the value of the fifth absolute voltage value (VIO2). The internal resistance is smaller than the other internal resistances. The fourth internal resistance is greater than the other internal resistances.
The disclosure also comprises a method for initializing such a two-wire data bus as described herein, between a first sub-device, i.e. the bus master (BM), and at least two further sub-devices, i.e. the bus nodes (BS1, BS2, BS3). Here, the two-wire data bus (b1b2b3b4) is divided by the at least two bus nodes (BS1, BS2, BS3) into at least two two-wire data bus sections (b1, b2, b3). It is terminated by at least one bus node (B3) of the bus nodes (BS1, BS2, BS3), i.e. the terminal bus node (BS3). As the first step, the method comprises the determination of a new bus node address by the bus master (BM). This may be effected by simply counting up an internal value of the bus master (BM). The following, second step is the of storing this bus node address in a bus node address register (BKADR) of a bus node (BS1, BS2, BS3), i.e. the bus node of interest (BSn), by the bus master (BM). Here, the bus master (BM) and the bus node of interest (BSn) are connected, with respect to data, by one or a plurality of two-wire data bus sections (b1, b2, b3). Preferably, the bus node address register (BKADR) of the respective bus node (BSn) is configured as a stand-alone data register (DR) in the respective bus node (BSn). However, it may also be configured as a part of a data or instruction register (IRn) of the JTAG interface of the respective bus node (BSn). The programming may possibly be more complicated in this case. As before, a JTAG interface of a respective bus node (BSn) in the sense of this disclosure is characterized in that it comprises a test controller (TAPCn) of the respective bus node (BSn) with a state diagram corresponding to the IEEE 1149 standard or one of its sub-standards, as explained in the context of
A further example of the method comprises as a further step the storage of an instruction to open the transfer gate (TGn) of the respective bus node (BSn) in the instruction register (IRn) of the respective bus node (BSn) or a transfer gate control register (TGCR) of the respective bus node (BSn) of the JTAG interface of the bus node (BSn) of interest. Thus, the bus master (BM) can re-initialize the bus at any time. Preferably, the transfer gate control register (TGCR) of the respective bus node (BSn) is used for this purpose and is addressed with an identical instruction in the instruction register (IRn) of the respective bus node (BSn).
Another example of the method comprises a further step the verification of the correct addressing of at least one respective bus node (BSn) by cyclic writing and reading, in particular a bypass register of the respective bus node (BSn).
Another example of the method comprises as a further step the determination of the number of correctly addressable bus nodes (BS1, BS2, BS3) by the bus master (BM). Thereafter, the number of correctly addressable bus nodes (BS1, BS2, BS3) is compared to a set number and at least one signal or a measure is triggered depending on the detected number by the bus master (BM) or a connected system, e.g. a watch dog counter.
A further example of the method comprises as a first further step the simultaneous transmission of a transmission address to all reachable bus nodes (BS1, BS2, BS3) by writing transmission registers (SR) of all bus nodes (BS1, BS2, BS3) with this transmission address by the bus master (BM), wherein the respective transmission register (SRn) of a respective bus node (BSn) of interest is a data register (DRn) or a part of a data register or a part of the instruction register (IRn) of the JTAG interface of this bus node (BSn) of interest, and wherein the bus node address register (BKADRn) is not a part of the respective register of the bus node (BSn) of interest. The second further step that follows is the comparison of the transmission address in the respective transmission register (SR) to the bus node address in the respective bus node address register (BKADR) by each bus node (BS1, BS2, BS3) using a predetermined comparison algorithm. Preferably, a check for equality is made. However, other algorithms are conceivable. The third further step that follows provides for either the activation of the transmitting capability for the respective bus node at the times provided for that purpose, if the comparison algorithm of the comparison carried out before by this respective bus node yields a sufficient congruence with the combination of the bus node address stored in its bus node address register (BKADR) and the transmission address stored in its transmission register (SR), which combination is expected for the transmission permission, or, as an alternative third further step, the deactivation of the transmitting capability for the respective bus node, if the comparison algorithm of the comparison performed before by said respective bus node does not result in a sufficient congruence with the combination of the bus node address stored in its bus node address register (BKADR) and the transmission address stored in its transmission register (SR), which combination is expected for the transmission permission. Preferably, only one bus node is given permission to transmit.
To ensure that only the bus node receives the data intended for it, it is feasible if not only the transmission by the bus node is controlled, but also the reception by the bus node. For this purpose, specific registers of a bus node are blocked are blocked completely or partly against writing by the bus master (BM), until the transmission address in the transmission register (SR) is congruent with the bus node address register (BKADR). This blocking can relate to the blocking of the shift register part of one or a plurality of data registers (DR) or the data transfer from the shift register part of one or a plurality of data registers (DR) or of the instruction register into the shadow register of the respective bus node (BSn). In this regard, it is possible that only individual or a plurality of bits are affected by a blocking of the data transfer. It is still necessary to always allow the transmission of certain instructions, at least the writing of the transmission register (SR). Therefore, the transmission of an instruction or of data to a previously not addressed bus node is performed as before by simultaneously transmitting a transmission address to all reachable bus nodes by writing the transmission registers (SR) of all bus nodes with this transmission address by the bus master (BM). Here, the respective transmission register (SR) of the respective bus node (BSn) is a data register or a part of a data register or a part of the instruction register (IRn) of the JTAG interface of this respective bus node (BSn). As before, the bus node address register (BKADRn) must not be a part of the respective register. Again, a comparison of the transmission address in the transmission register (SR) to the bus node address in the bus node address register (BKADR) is performed by each bus node using the above-mentioned comparison algorithm. Finally, the receiving capability of the respective bus node (BSn) for the content of predetermined data registers of the respective bus node (BSn) is activated, if the comparison algorithm of the comparison made before by this respective bus node (BSn) yields a sufficient congruence with the combination of the bus node address stored in its bus node address register (BKADR) and the transmission address stored in its transmission register (SR), which combination is expected for the transmission permission. Otherwise, the receiving capability of the respective bus node for the content of predetermined data registers of the respective bus node (BSn) is deactivated, if the comparison algorithm of the comparison made before by this respective bus node (BSn) yields no sufficient congruence with the combination of the bus node address stored in its bus node address register (BKADR) and the transmission address stored in its transmission register (SR), which combination is expected for the transmission permission.
If writing parts of the instruction register (IR) or parts of data registers is intended to be blocked or enabled, the corresponding method starts the simultaneous transmission of a transmission address to all reachable bus nodes (BS1, BS2, BS3) by writing the transmission registers (SR) of all bus nodes (BS1, BS2, BS3) with this transmission address by the bus master (BM), wherein the respective transmission register (SR) of a respective bus node is a data register or a part of the instruction register (IR) of the JTAG interface of this bus node, and wherein the bus node address register (BKADR) is not a part of the respective register. Again, the transmission address in the transmission register (SR) is then compared to the bus node address in the bus node address register (BKADR) by each bus node using the above predetermined comparison algorithm. Depending on the result of the comparison, the receiving capability of the respective bus node for the content of predetermined contents of the instruction register (IR) of the respective bus node is activated thereafter to allow predetermined instructions for an instruction decoder (IRDC) of the JTAG interface of the respective bus nodes, if the comparison algorithm of the comparison made before by this respective bus node yields a sufficient congruence with the combination of the bus node address stored in its bus node address register (BKADR) and the transmission address stored in its transmission register (SR), which combination is expected for the transmission permission. Otherwise, the receiving capability of the respective bus node for the content of predetermined contents of the instruction register (IR) of the respective bus node is deactivated to suppress predetermined instructions for an instruction decoder (IRDC) of the JTAG interface of the respective bus node, if the comparison algorithm of the comparison made before by this respective bus node yields no sufficient congruence with the combination of the bus node address stored in its bus node address register (BKADR) and the transmission address stored in its transmission register (SR), which combination is expected for the transmission permission.
In a further example, the device comprises a data bus system with a two-wire data bus (b1b2b3) for transmitting data between a bus master (BM) and between at least two bus nodes (BS1, BS2, BS3), in particular bus nodes of light emitting means. In this example, not only the bus master (BM) itself acts as the bus master, but any of the bus nodes can behave as the bus master towards the succeeding bus nodes. This allows in particular to transmit compressed data to a few, special bus nodes, to decompress them there and to transmit the decompressed data from there to a few succeeding bus nodes. This means a significant reduction of data load. As before, the two-wire data bus (b1b2b3) is divided into at least two two-wire data bus sections (b1, b2, b3) by the thus upgraded bus nodes (BS1, BS2, BS3) and is terminated by a bus node, i.e. the terminal bus node (BS3). Each of the bus nodes (BS1, BS2, BS3), except for a first bus node (BS1) is connected to a preceding bus nodes (BS2, BS3) of the bus nodes (BS1, BS2, BS3) by a preceding two-wire data bus section (b2, b3) of the two-wire data bus sections (b1, b2, b3), and the one first bus node (BS1) is connected to the bus master (BM) by a by a preceding two-wire data bus section (b1) of the two-wire data bus sections (b1, b2, b3). Each bus node (BS1, BS2, BS3), except for a terminal bus node (BS3) is connected to a succeeding bus node (BS3, BS3) of the bus nodes (BS1, BS2, BS3) by a succeeding two-wire data bus section (b2, b3) of the two-wire data bus sections (b1, b2, b3). In this case, the bus nodes no longer have a transfer gate, but a second JTAG interface which, however, is a bus master interface (OWM1, OWM2, OWM3) (see
As before, a two-wire data bus interface (OWS1, OWS2, OWS3) of a bus node (BS1, BS2, BS3) of the bus nodes (BS1, BS2, BS3), hereinafter referred to as the bus node (BSn) of interest, is electrically connected to the two-wire data bus section (bn) of interest. However, a transfer gate (TGn) of the bus node (BSn) of interest is not provided in this instance. The transfer gate (TGn) of the bus node (BSn) of interest may, however, optionally be included as well. The two-wire data bus interface (OWS1, OWS2, OWS3) of the bus node (BSn) of interest is again provided to receive data from the two-wire data bus section (b1, b2, b3) of interest, using a data bus protocol with more than two differential physical voltage and/or current levels. The two-wire data bus interface (OWS1, OWS2, OWS3) of the bus node (BSn) of interest is provided to transmit data via the two-wire data bus section (b1, b2, b3) of interest, using a data bus protocol with more than two differential physical voltage and/or current levels. In contrast to the above described configurations, however, the bus node (BSn) of interest is now also provided with a master two-wire data bus interface (OWM) of the bus node (BSn) of interest to which the succeeding two-wire data bus section (b(n+1)) is connected. This two-wire data bus interface (OWS1, OWS2, OWS3) of the bus node (BSn) of interest is provided to transmit data and receive data bidirectionally via at least the aforesaid succeeding two-wire data bus section (b(n+1)) of the two-wire data bus sections (b1, b2, b3), hereinafter referred to as the succeeding two-wire data bus section (b(n+1)), using a data bus protocol with more than two differential physical voltage and/or current levels. Thus, the bus node (BSn) of interest can behave as a bus master towards the succeeding bus node (BS(n+1)). The bus node (BSn) of interest can transmit self-generated data to the succeeding bus node (BS(n+1)) and/or directly relay the transmission data stream, which is received e.g. via the own bus master interface (OWMn), to the succeeding bus node (BS(n+1)). In this case, the two-wire data bus interface (OWSn) of the bus node (BSn) of interest and the own master two-wire data bus interface (OWM) of the bus node (BSn) of interest operate like a corresponding transfer gate (TGn) of the bus node (BSn) of interest.
In order to control this bus master interface (OWMn) of the bus node (BSn) of interest, the bus node (BSn) of interest preferably comprises a bus master control register (OWMCRn) and corresponding control lines (ctr1, ctr2, ctr3) (see
To be able to perform control, the bus master (BM) can, according to the disclosure, write the bus master control register (OWMCRn) of the bus node (BSn) of interest via the master two-wire data bus interface (OWM) of the bus master (BM) and the two-wire data bus (b1b2b3) or the two-wire data bus section (b1, b2, b3) and the two-wire data bus interface (OWSn) of the bus node (BSn) of interest, and thereby control the state of the master two-wire data bus interface (OWMn) of the bus node (BSn) of interest.
The disclosure also comprises a suitable housing (GH) for a bus node (BSn) of interest as described above. This bus node is provided for use in a data bus system for transmitting illumination data for light emitting components (LM1, LM2, LM3) by means of a differential two-wire data bus (b1b2b3). Here, the two-wire data bus (b1b2b3) serves to transmit data between the bus master (BM) and between at least two bus nodes (BS1, BS2, BS3), in particular bus nodes of light emitting components. The two-wire data bus (b1b2b3) is again divided by the bus nodes (BS1, BS2, BS3) into at least two two-wire data bus sections (b1, b2, b3). The two-wire data bus (b1b2b3) is terminated by a bus node, i.e. the terminal bus node (BS3). Preferably, each of the bus nodes (BS1, BS2, BS3), except for a first bus node (BS1) is connected to a preceding bus node (BS1, BS2) of the bus nodes (BS1, BS2, BS3) by a preceding two-wire data bus section (b2, b3) of the two-wire data bus sections (b1, b2, b3). The first bus node (BS1) is connected to the bus master (BM) via a first two-wire data bus section (b1) of the two-wire data bus sections (b1, b2, b3). Preferably, each bus node (BS1, BS2, BS3), except for a terminal bus node (BS3), is connected to a succeeding bus node (BS2, BS3) of the bus nodes (BS1, BS2, BS3) by a succeeding two-wire data bus section (b2, b3) of the two-wire data bus sections (b1, b2, b3). The housing (GH) of the bus node (BSn) which is provided for use in such a data bus system, preferably comprises at least two rows of connectors, i.e., a first row of connectors (LED1, LED2, GND, b1a, b1b, Vbat) and a second row of connectors (LED3, LED4, GND, b2a, b2b, Vbat). These at least two rows of connectors are arranged opposite each other on the housing (GH). Preferably each of the rows of connectors comprises a connector for the negative supply voltage, the second reference potential (GND) and a respective connector for the positive supply potential (Vbat). The connectors for the negative supply potential and the positive supply potential are arranged such in each row of connectors that they can be connected free of intersection, if the connector (GND) for the negative supply voltage and that for the second reference potential (GND) of the first row of connectors are connected to the connector (GND) for the negative supply voltage or that for the second supply potential (GND), respectively, of the second row of connectors, and if the connector for the positive supply potential (Vbat) of the first row of connectors is connected to the connector for the positive supply voltage (Vbat) of the second row of connectors. This has the advantage that, in case of a chain of light emitting components, the housings (GH) can be arranged in succession without requiring through-connections.
The two connectors (b1a, b1b) for a preceding two-wire data bus section (bn) of the bus node (BSn) of interest in the first row of connectors are arranged between the connector (GND) for the negative supply potential and the connector for the second reference potential (GND) of the first row of connectors and the connector for the positive supply voltage (Vbat) of the first row of connectors. Electromagnetic radiation of the two-wire data bus (b1b2b3) is minimized thereby. The two connectors (b2a, b2b) for a succeeding two-wire data bus section (b2) of the bus node in the second row of connectors are arranged between the connector (GND) for the negative supply potential and the connector for the second reference potential (GND) of the second row of connectors and the connector for the positive supply voltage (Vbat) of the second row of connectors. Again, electromagnetic radiation of the two-wire data bus (b1b2b3) is minimized thereby.
The connectors for the supply and/or for the control of light emitting components (LED1, LED2, LED3, LED4) in their respective row of connectors are arranged such that, in the respective row of connectors, the connector for the supply voltage via which the electric current is discharged, which flows through the light emitting components (LED1, LED2, LED3, LED4) from these connectors for the supply and/or for the control of light emitting components (LED1, LED2, LED3, LED4), are positioned, in the respective row of connectors, between the two connectors (b1a, b1b and b2a, b2b, respectively) for the associated two-wire data bus section (b1 and b2, respectively) and the connectors or the supply and/or for the control of light emitting components (LED1, LED2, LED3, LED4). This is advantageous in that the light emitting components (here the light emitting diodes LED1, LED2, LED3, LED4) can be connected to the bus node in a manner free of intersections.
In cooperation with the bus system described herein, the housing thus designed is therefore suited to minimize parasitic electromagnetic radiation.
The device suggested also comprises a light module with a housing (GH) for a bus node (BSn). This bus node (BSn) represents one of the above described bus nodes and is preferably configured as an integrated circuit. The light module is provided to be implemented in a data bus system for transmitting illumination data for light emitting components (LED1, LED2, LED3) using a differential two-wire data bus (b1b2b3). Preferably, the data bus is configured to be differential. Here, the two-wire data bus (b1b2b3) serves to transmit data between a bus master (BM) and at least two bus nodes (BS1, BS2, BS3), here bus nodes of light emitting components. The two-wire data bus (b1b2b3) is divided into at least two two-wire data bus sections (b1, b2, b3) by the bus nodes (BS1, BS2, BS3).
This allows an auto-addressing of the light modules. Various auto-addressing methods for participants in serial bus systems are known from prior art. DE-B-10 256 631, DE-A-10 2014 003 066, EP-B-1 364 288 and EP-B-1 490 772 may be cited as examples for auto-addressing methods from prior art.
A star structure is not suitable for auto-addressing. Due to the above described transfer gate in combination with an own bus master interface in the bus nodes, it is possible to change, in operation, between a linear structure for performing the auto-addressing and a star structure. Thereby, it is possible, if needed, to simultaneously address, in operation, a large number of bus nodes by one data instruction without losing the advantage of auto-addressing.
Typically, each of the bus nodes (BS2, BS3), except for a first bus node (BS1), is provided for connection to a preceding bus node (BS1, BS2) of the bus nodes (BS1, BS2, BS3) or the bus master (BM) via a preceding two-wire data bus section (b2, b3) of the two-wire data bus sections (b1, b2, b3).
The housing (GH) of the bus node (BSn) comprises at least two rows of connectors, namely a first row of connectors (GND, b1a, b1b, Vbat) and a second row of connectors (GND, b2a, b2b, Vbat).
At least these two rows of connectors are arranged opposite each other on the housing (GH).
Each of the rows of connectors respectively comprises a connector (GND) for the negative supply potential, the second reference potential, and for the positive supply voltage (Vbat). The connectors for the negative supply voltage and the positive supply voltage are arranged such in each row of connectors that they can be connected without intersection, if the connectors (GND) for the negative supply voltage and that for the second reference potential (GND) of the first row of connectors are connected to the connector (GND) for the negative supply voltage and to that for the second reference potential (GND) of the second row of connectors, respectively, and if the connector for the positive supply voltage (Vbat) of the first row of connectors is connected to the connector for the positive supply voltage (Vbat) of the second row of connectors. The two connectors (b1a, b1b) for a preceding two-wire data bus section (b1) of the bus node are arranged in the first row of connectors between the connector (GND) for the negative supply voltage and that for the second reference potential (GND) of the first row of connectors and the connector for the positive supply potential (Vbat) of the first row of connectors. The two connectors (b2a, b2b) for a succeeding two-wire data bus section (b2) of the bus node are arranged in the second row of connectors between the connector (GND) for the negative supply voltage and that for the second reference potential (GND) of the second row of connectors and the connector for the positive supply potential (Vbat) of the second row of connectors.
At least one light emitting component (LED1, LED2, LED3) is arranged in a recess (ASP) of the housing. Such a housing has the advantage that large amounts of data can be transmitted to the light emitting component with little parasitic radiation. Therefore, such housings are particularly suitable for use in imaging light module groups. Here, the light modules are arranged in series one after the other.
In a further example of the housing, at least three light emitting components (LED1, LED2, LED3) are arranged in a recess (ASP) of the housing. The at least three light emitting components (LED1, LED2, LED3) preferably have light colors that differ in human perception, so that a color impression can be created by setting different luminosities for the different light emitting components.
The implementation of the above described device and the above described method allows for a light module having a housing (GH) for an integrated circuit as a bus node (BSn). The light module is intended for use in a multi-dimensional data bus system for the transmission of illumination data for light emitting components (LED1, LED2, LED3) by means of a differential two-wire data bus (b1b2b3). The above suggested bus structure allows for auto-addressing also in case of an array arrangement of light emitting components and to send broadcast messages to all light modules after initialization. The two-wire data bus (b1b2b3) is again provided for the transmission of data between a bus master (BM) and between at least two bus nodes (BS1, BS2, BS3), in particular bus nodes of light emitting components. The two-wire data bus (b1b2b3) is divided into at least two two-wire data bus sections (b1, b2, b3) by the bus nodes (BS1, BS2, BS3). However, in the present instance, these do not have to be arranged linearly one after the other, but can be arranged in a checkered manner. An initialization is necessary only at the start. In the present instance, each bus node (BS2, BS3), except for a first bus node (BS1), is provided for connection to a preceding bus node (BS1, BS2) of the bus nodes (BS1, BS2, BS3) or the bus master (BM) via a preceding two-wire data bus section (b2, b3) of the two-wire data bus sections (b1, b2, b3). At least one bus node (BSn) can be connected to at least three two-wire data bus sections (b1, b2, b3). This allows for a branching of the data bus. For this purpose, the respective bus node (BSn) must comprise two separate master two-wire data bus sections (OWMa, OWMb) and/or two transfer gates (TGa, TGb) to be able to control the now two succeeding two-wire data bus sections. Another variant is a configuration having three separate master two-wire data bus sections (OWMa, OWMb, OWMc) and/or three transfer gates (TGa, TGb, TGc) to be able to control three succeeding two-wire data bus sections. However, this is not ultimately necessary. Basically, the configuration having two separate master two-wire data bus sections (OWMa, OWMb, OWMc) and/or two transfer gates (TGa, TGb, TGc) is quite sufficient to be able to fill a two-dimensional surface with light modules. Therefore, the housing (GH) of the bus node (bn) should comprise at least three rows of connectors, namely a first row of connectors (Vbat, b1a, b1b), a second row of connectors (GND, b2a, b2b), as well as a third row of connectors (Vbat, b3a, b3b) and, possibly, a fourth row of connectors (GND, b4a, b4b). At least these three or four rows of connectors on the housing (GH) are arranged under an angle of 90° with respect to each other. Here, two rows of connectors are arranged directly opposite each other. Each of the three or four rows of connectors has at least one adjacent row of connectors arranged under an angle of 90° with respect thereto. Each of the rows of connectors comprises exactly one connector for a supply voltage (GND, Vbat). Each of the rows of connectors that is adjacent to another row of connectors has a connector for anther supply voltage than the supply voltage of the connector in the adjacent row of connectors. In all rows of connectors, this connector for the supply voltage respectively is the first connector in the row of connectors, given the same direction of counting, i.e. clockwise or counter-clockwise. Each row of connectors comprises the two connectors of a two-wire data bus section. These two connectors of this one two-wire data bus section are respectively adjacent to the connector for the supply voltage in the respective row of connectors. At least one light emitting component (LED1, LED2, LED3) is arranged in a recess (ASP) of the housing (GH) or on the housing (GH).
In a particular example of this light module, a first connector for a first supply voltage is in a first row of connectors, whereas a second connector for this first supply voltage is in a second row of connectors. This first row of connectors is arranged opposite the second row of connectors. The first connector is electrically connected to the oppositely arranged second connector by a mounting support (English: lead frame). Thereby, the supply lines can be placed free of intersections.
It is particularly advantageous if the light module is provided to be assembled into a light module system together with a light module with horizontally and vertically mirrored positions of the supply voltage connectors (GND, Vbat). (see
The disclosure will be explained in more detail hereunder with reference to various examples and to the drawings.
Various differential voltage levels are outlined. Upon transmission, the differential signal (TOW) has three differential voltage level amounts:
For the extraction of the system clock, a second threshold value (V1L) is defined in the form of a second threshold voltage value, which is between the first differential voltage value level (−VIO) and the medium second differential Voltage value level (VM).
For the extraction of the data, threshold voltage value, the first threshold value (V1H), of the bus master (BM) and a third threshold voltage value, the third threshold value (V2H), of the bus nodes (BS1, BS2, BS3) are defined, which are between the third differential voltage value level (VIO) and the medium second differential voltage value level (VM) and should be about equal.
A first voltage value range (VB1) is defined and delimited by the second threshold value (V2L) in the form of the second threshold voltage value of the bus nodes (BS1, BS2, BS3) and by the first differential voltage value level (−VIO).
A second voltage value range (VB2) is defined and delimited by the third threshold voltage value, the third threshold value (V2H), of the bus nodes (BS1, BS2, BS3) and the first threshold voltage value of the first threshold value (V1H) of the bus master (BM) on the one hand and the second threshold voltage value of the second threshold value (V2L) of the bus nodes (BS1, BS2, BS3) on the other hand.
A third voltage value range (VB3) is defined and delimited by the third threshold voltage value, the third threshold voltage (V2H) of the bus nodes (BS1, BS2, BS3) and the first threshold voltage value of the first threshold value (V1H) of the bus master (BM) on the one hand and the third differential voltage value level (VIO) on the other hand.
Chronologically, the signal on the two-wire data bus (b1b2b3) or a connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3) is divided into time slot packages with at least three time slots (TIN0, TIN1, TDOZ) The time slot packages typically follow each other with a system base clock period (T). The order of the time slots in a time slot package may be optional for a system, but should preferably be the same for all time slot packages. Each system base period (T) is divided into at least three time slots, each with typically two half-clock periods (T1H, T2H) which are preferably, but not necessarily equal in length.
Preferably, the system clock is respectively transmitted in one half-clock period of the at least two half-clock periods (T1H, T2H).
Here, the amount of the differential signal level (TOW) on the two-wire data bus (b1b2b3) or the connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3) is in the first voltage value range (VB1) in one half-clock period of the at least two half-clock periods (T1H, T2H). A first logical value of the system clock is transmitted thereby. In the example, it is sufficient that the amount of the signal level (TOW) on the two-wire data bus (b1b2b3) or the connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3) is below the second voltage threshold value, the second threshold value (V2L). In many applications, the first voltage value range (VB1) may be also considered as open in the downward direction.
In the other half-clock period of the at least two half-clock periods (T1H, T2H), the differential signal level (TOW) on the two-wire data bus (b1b2b3) or the connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3) is in the second voltage value range (VB2) or the third voltage value range (VB3). Thereby, a second logical value of the system clock is transmitted which is different from the first logical value of the system clock. In the example, it is sufficient that the differential signal level (TOW) on the two-wire data bus (b1b2b3) or the connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3) is above the second voltage threshold value, the second threshold value (V2L) in the form of the second threshold value (V2L). An upward limit by the supply voltage (Vbat) or another upper limit (VIO) is not relevant to the decision, whether the signal level (TOW) on the two-wire data bus (b1b2b3) or the connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3) is in the second voltage value range (VB2) or the third voltage value range (VB3) and is therefore not used in practice. Thus, in many applications, the third voltage value range (VB3) may also be considered as open in the upward direction.
Since it is not relevant to the extraction of the system clock in this other half-clock period of the at least two half-clock periods (T1H, T2H), whether the signal level (TOW) on the two-wire data bus (b1b2b3) or the connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3) is in the second voltage value range (VB2) or the third voltage value range (VB3), it is now possible to transmit data by differentiating between the third voltage value range (VB3) and the second voltage value range (VB2) in this other half-clock period of the at least two half-clock periods (T1H, T2H).
In this other half-clock period of the at least two half-clock periods (T1H, T2H), the differential signal level (TOW) on the two-wire data bus (b1b2b3) or the connected two-wire data bus section (b1, b2, b3) of the two-wire data bus (b1b2b3) is in the second voltage value range (VB2) if a first logical data value is transmitted, and is in the third voltage value range (VB3) if a second logical data value is transmitted.
For the sake of understanding, exemplary logical states for the three differential states are plotted on the right next to the lower signal.
In this example, the upper differential level corresponds to an exemplary logical value of the system clock (TOW) of 1 and an exemplary logical value of the data signal (TDA) of 1.
In this example, the medium differential level corresponds to an exemplary logical value of the system clock (TCK) of 1 and an exemplary logical value of the data signal (TDA) of 0.
In this example, the lower differential level corresponds to an exemplary logical value of the system clock (TCK) of 0.
The second two-wire data bus section (b2) connects the second bus node (BS2) to the first bus node (BS1). The third two-wire data bus section (b3) connects the third bus node ((BS3) to the second bus node (BS2).
The two-wire data bus is controlled by the bus master (BM) by means of a master two-wire data bus interface (OWM) to which the first two-wire data bus section (b1) is connected.
The first two-wire data bus interface (OWS1) is connected to the first two-wire data bus section (b1). Via this first two-wire data bus section (b1), it receives data from the bus master (BM) and transmits such data to the same. Internally, it provides a first reconstructed system clock (TCK1) with which the internal JTAG interface of the first bus node (BS1) is operated. Further, it provides the first combined TMS-TDI signal (TMS_TDI1) which, in this example, includes the test mode signal (TMS) and the data input signal (TDI) in time-division multiplex. The finite automat (finite state machine) of the test controller (TAPC) of the JTAG interface of the first bus node (BS1) is controlled with the test mode signal (TMS). The data of the TDI signal portion are used to load the shift registers of the JTAG interface of the first bus node (BS1). Conversely, the JTAG interface supplies data back from the registers of the JTAG interface of the first bus node (BS1) with the serial TDo output signal. By a first transfer gate (TG1), the first two-wire data bus section (b1) can be connected to the following second two-wire data bus section (b2). For this purpose, the bus master (BM) writes a transfer gate control register (TGCR) of the first bus node (BS1), not shown, via the first two-wire data bus section (b1) and sets a flag in said transfer gate control register (TGCR) of the first bus node (BS1), which flag sets or cancels the first enable line (en1) in the first bus node (BS1). Depending on this first enable line (en1) of the first bus node (BS1), the first transfer gate (TG1) of the first bus node (BS1) is opened and closed. Thus, the two-wire data bus (b1b2b3) can be prolonged or shortened by means of an instruction from the bus master (BM) to the first bus node (BS1).
The second two-wire data bus interface (OWS2) is connected to the second two-wire data bus section (b2). Via this second two-wire data bus section (b2), it receives data from the bus master (BM), if the first bus node (BS1) has closed its transfer gate (TG1). The second two-wire data bus interface (OWS2) also transmits such data to the bus master (BM). Internally, it provides a second reconstructed system clock (TCK2) with which the internal JTAG interface of the second bus node (BS2) is operated. Further, it provides the second combined TMS-TDI signal (TMS_TDI2) which, in this example, includes the test mode signal (TMS) and the data input signal (TDI) in time-division multiplex. The finite automat (finite state machine) of the test controller (TAPC) of the JTAG interface of the second bus node (BS2) is controlled with the test mode signal (TMS). The data of the TDI signal portion are used to load the shift registers of the JTAG interface of the second bus node (BS2). Conversely, the JTAG interface of the second bus node (BS2) supplies data back from the registers of the JTAG interface of the second bus node (BS2) with the serial TDo output signal. By a second transfer gate (TG2), the second two-wire data bus section (b2) can be connected to the third two-wire data bus section (b3). For this purpose, the bus master (BM) writes a transfer gate control register (TGCR) of the second bus node (BS2), not shown, via the first two-wire data bus section (b1) and the second two-wire data bus section (b2) and sets a flag in said transfer gate control register (TGCR) of the second bus node (BS2), which flag sets or cancels the second enable line (en2) of the second bus node (BS2). Depending on this second enable line (en2) of the second bus node (BS2), the second transfer gate (TG2) of the second bus node (BS2) is opened and closed. Thus, the two-wire data bus (b1b2b3) can be prolonged or shortened even further by means of an instruction from the bus master (BM).
The third two-wire data bus interface (OWS3) is connected to the third two-wire data bus section (b3). Via this third two-wire data bus section (b3), is receives data from the bus master (BM), if the first bus node (BS1) has closed its transfer gate (TG1) and if the second bus node (BS2) has also closed its second transfer gate (TG2). The third two-wire data bus interface (OWS3) also transmits such data to the bus master (BM). Internally, it provides a third reconstructed system clock (TCK3) with which the internal JTAG interface of the third bus node (BS3) is operated. Further, it provides the third combined TMS-TDI signal (TMS_TDI3) which, in this example, includes the test mode signal (TMS) and the data input signal (TDI) for the JTAG interface of the third bus node (BS3) in time-division multiplex. The finite automat (finite state machine) of the test controller (TAPC) of the JTAG interface of the third bus node (BS3) is controlled with the test mode signal (TMS). The data of the TDI signal portion are used to load the shift registers of the JTAG interface of the third node (BS3). Conversely, the JTAG interface of the third bus node (BS3) supplies data back from the registers of the JTAG interface of the third bus node (BS3) with the serial TDo output signal. By a third transfer gate (TG3), of the third bus node (BS3), the third two-wire data bus section (b3) can connect to further two-wire data bus sections (bn). In the present instance, for the sake of example, the third bus node shall terminate the two-wire data bus (b1b2b3).
Each of the bus nodes (BS1, BS2, BS3) is connected to sets of light emitting components (LM1, LM2, LM3) which are controlled by the respective bus node (BS1, BS2, BS3). Of course, other consumers of electric energy are conceivable.
The n+1-th bus node (BS(n+1)) can again connect this preceding n-th two-wire data bus section (bn) to the n+2-th two-wire data bus section (b(n+2) via its transfer gate (TG(n+2)). If the transfer gate (TG(n+1)) of the n+1-th bus node (BS(n+1)) is open, a differential switch, not illustrated, again sets the differential level (TOW) on the n+2-th two-wire data bus section (b(n+2)), and thus on all succeeding two-wire data bus sections (b(n+3)), if existent or switched on by transfer gates, preferably to a defined differential potential difference and thereby prevents unintentional data transmission.
In
By the differential voltage divider formed by
the two-wire data bus (b1b2b3) in the form of the connected first two-wire data bus section (b1) is first maintained, with respect to the amount of the differential voltage level (TOW), on a medium second differential voltage value level (VM) between these two potentials (−VIO, VIO). On the master side, the dominant switches (T1a, T1b) are closed always in one half-clock period of the at least two half-clock periods (T1H, T2H) of preferably each of the three time slots of a system base clock period (T) of the system base clock. Thereby, a maximum differential signal level (TOW) on the two-wire data bus (b1b2b3) is forced. Since the internal resistance of the dominating switches (T1a, T1b) is preferably smaller than the internal resistance of the differential voltage divider of the two upper resistors (R1a, R1b) and the two lower resistors (R2a, R2b), the differential voltage level, which is the differential signal level (TOW), on the two-wire data bus (b1b2b3) is pulled from said medium second differential voltage value level (VM) in a second voltage value range (VB2) to at least the first differential voltage value level (−VIO), which is in the first voltage value range (VB1), in the respective half-clock period of the at least two half-clock periods (T1H, T2H) of preferably each of the three time slots of a system base clock period (T) by closing the dominant switches (T1a, T1b). The dominant switches (T1a, T1b) controlled by the system clock on the master side (TCK). If these dominant switches (T1a, T1b) are not closed, data can be transmitted bidirectionally in the other half-clock periods of the at least two half-clock periods (T1H, T2H) of preferably each time slot of the typically three time slots (TIN0, TIN1, TDOZ) of a system base clock period (T). on the bus master side, a switched current source (T2a, T2b) feeds current into the two-wire data bus (b1b2b3), if the transmission line (TMS_TDI) from inside the bus master (BM) is active. For this purpose, the transmission line (TMS_TDI) from inside the bus master (BM) closes the switches (T2a, T2b) of the controllable current source. Preferably, these are transistors (MOS transistors in particular) that are operated as current sources in the activated state. Thus, current mirror circuits are particularly well suited to control them. Thereby, the transistor current sources of the controllable differential current source (T2a, T2b), configured in this manner, supply current into the two-wire data bus (b1b2b3). Preferably, the amount of this current is higher than the amount of the current that the differential pull circuit formed by the upper resistors (R1a, R1b) and the lower resistors (R2a, R2b) can discharge. Thus, in this case, the differential signal level (TOW) in the form of the potential difference on the two-wire data bus (b1b2b3) or at least on the connected first two-wire data bus section (b1) of the two-wire data bus (b1b2b3) moves, with respect to its amount, from the medium second differential voltage value level (VM) in a second voltage value range (VB2) to a potential near the supply voltage (VIO) for the switchable differential voltage source (T2a, T2b) of the bus master (BM) in the third voltage value range (VB3). If, however, the dominant switches (T1a, T1b) are closed, these overwrite the influence of the switchable differential voltage source (T2a, T2b) of the bus master (BM) and of the pull circuit formed by the upper resistors (R1a, R1b) and the lower resistors (R2a, R2b). These are not able, given a suitable configuration of the dominant switches (T1a, T1b), to determine the amount of the signal level (TOW) on the two-wire data bus (b1b2b3) or at least on the first two-wire data bus section (b1) of the two-wire data bus (b1b2b3), connected for the sake of example, against the dominant switches (T1a, T1b).
The second switchable current source on the bus node side operates in the same manner, see
On the bus node side, a third comparator (cmp3) compares the amount of the differential signal level (TOW) on the two-wire data bus (b1b2b3) or the connected two-wire data bus section (bn) of the two-wire data bus (b1, b2, b3). to a third threshold value (V2H). At the same time, a second comparator (cmp2) compares the amount of the differential signal level (TOW) on the two-wire data bus (b1b2b3) or the connected two-wire data bus section (bn) of the two-wire data bus (b1, b2, b3) to a second threshold value (V2L). The second threshold value (V2L) differs from the third threshold value (V2H) and determines the border between the first voltage value range (VB1) and the second voltage value range (VB2). The third threshold value (V2H) determines the boundary between the second voltage value range (VB2) and the third voltage value range (VB3). The second comparator (cmp2) recovers the system clock from the differential signal level (TOW) on the two-wire data bus (b1b2b3) or the connected two-wire data bus section (bn) of the two-wire data bus (b1, b2, b3). This signal is relayed to the inside of the bus node (BSn) of interest as a clock signal (TCKn) received by the bus node (BSn) of interest. The third comparator (cmp3) recovers the data information from the differential signal level (TOW) on the two-wire data bus (b1b2b3) or the connected two-wire data bus section (bn) of the two-wire data bus (b1, b2, b3) as data (TMS_TDIn) received by the bus node (BSn) of interest. Here, the data received by the bus node (BSn) of interest still include parts of the system clock. This can easily be remedied by simple sampling, e.g. in a flipflop, with the edge of a slightly delayed reconstructed system clock (TCKn) or, alternatively, by delaying the received data and sampling with a non-delayed reconstructed system clock (TCKn). If needed, the signals have to be processed before use.
In one example, the data output signal (TMI_TDIn) could be switched to 1 by the third comparator (cmp3), if the differential signal level (TOW) on the two-wire data bus (b1b2b3) or the connected two-wire data bus section (bn) of the two-wire data bus (b1, b2, b3) is higher than the third threshold value (V2H), and can conversely be switched to 0, if the amount of the differential signal level (TOW) is lower than this third threshold value (V2H). In one example, the reconstructed system clock (TCKn) could be switched to 1 by the second comparator (cmp2), if the differential signal level (TOW) on the two-wire data bus (b1b2b3) or the connected two-wire data bus section (bn) of the two-wire data bus (b1, b2, b3) is higher than the second threshold value (V2L), and can conversely be switched to 0, if the amount of the differential signal level (TOW) is lower than this second threshold value (V2L).
Similarly, the bus master (BM) samples the differential signal level (TOW) on the two-wire data bus (b1b2b3) or the connected two-wire data bus section (bn) of the two-wire data bus (b1, b2, b3) using a first comparator (cmp). For this purpose, the first comparator (cmp) compares the differential signal level (TOW) on the two-wire data bus (b1b2b3) or the connected two-wire data bus section (bn) of the two-wire data bus (b1, b2, b3) to a first threshold value (V2H) and thereby recovers the data on the data line, which also in this case still include parts of the system clock. Again, a suitable sampling is useful. In this manner, the data (TDo) received by the bus master (BM) are obtained. In one example, the data output signal (TDo) could be switched to 1 by the first comparator (cmp), if the amount of the differential signal level (TOW) on the two-wire data bus (b1b2b3) or the connected two-wire data bus section (bn) of the two-wire data bus (b1, b2, b3) is higher than the first threshold value (V1L), and can conversely be switched to 0, if the potential is lower than this second threshold value (V1H). Except for a small tolerance range of preferably significantly less than 25% of this value, the first threshold value (V1H) is equal to the third threshold value (V2H).
In the further processing, prior art circuits for a data bus with separate data line and system clock line can be used, so that a description thereof can be omitted here. As an example, reference is made to TWO 2006/102284 A2.
The following table of the amounts of the signal levels (TOW) and the logical values is obtained as a possible implementation. Other signal levels (TOW) and corresponding logical values are possible, of course, as will be known to a skilled person. It should be noted that in this example TCK=0 closes the dominant switches (T1a, T1b). Of course, this can also be implemented inversely.
Preferably, the third threshold value (V2H) and the first threshold value (V1H) coincide, whereby the bus master (BM) and the bus nodes detect the same data sequence. Using a correspondingly controlled chronological sampling, these data can then be suitably allocated to the time slots (TIN0, TIN1, TDOZ).
In contrast to German Patents DE-B-10 2015 004 433, DE-B-10 2015 004 434, DE-B-10 2015 004 435 and DE-B-10 2015 004 436, the bus node of the present disclosure typically has a differential transfer gate (TG) that has the function of two switches. The first switch can connect a preceding first one-wire data bus section (bna) of the preceding two-wire data bus section (bn) to a succeeding first one-wire data bus section (b(n+1)a) of the succeeding two-wire data bus section (b(n+1)). The second switch can connect a preceding second one-wire data bus section (bnb) of the preceding two-wire data bus section (bn) to a succeeding one-wire data bus section (b(n+1)b) of the succeeding two-wire data bus section (b(n+1)). If the transfer gate (TGn) of the respective bus node (BSn) is open, two further switches, not shown, preferably connect the succeeding two-wire data bus section (b(n+1)) to a holding potential or another suitable potential. Thereby, the differential signal level of the succeeding two-wire data bus (b(n+1)) is given a predefined signal level amount without a system clock, and thus data, being transmitted.
Referring back to
In this example, in a test data processing (TB), the combined TMS-TDI signal (TMS_TDIn) is decomposed synchronous to the reconstructed system clock (TCKn) into the test mode signal (TMS) and the serial input data (TDI). Using the test mode signal (TMS), the test controller (TAPC) is again controlled synchronous to the clock corresponding to the state diagram already known from prior art and discussed with reference to the description of
It is particularly preferred that the JTAG interface comprises a bus node address register (BKADR) (see
The exemplary JTAG interface of
According to the disclosure, an illumination register (ILR) is provided. In this illumination register (ILR), the bus master (BM) stores data for adjusting the energy supplies to the light emitting component (LM). Typically, the energy supplies are one or a plurality (three in the present instance) pulse width modulation (PWM) drivers (PWM1, PWM2, PWM3) generating a pulse width modulated (PWM) output voltage or a correspondingly modulated current.
Thereby, it is possible to quickly transmit data for whole groups of light emitting components without complicated addressing, since only one component has to be addressed.
As an alternative, the disclosure can further be described by one of the following groups of features, wherein the groups of features can be combined randomly and individual features of a group of features can be combined with one or a plurality of features of one or a plurality of other groups of features and/or one or a plurality of the above described examples.
1. Data bus system with a differential two-wire data bus (b1b2b3) for the transmission of data between a bus master (BM) and between at least two bus nodes (BS1, BS2, BS3),
2. Method for operating a data bus between a first sub-device, i.e. the bus master (BM), and at least two further sub-devices, i.e. the bus nodes (BS1, BS2, BS3),
3. Housing (GH) for a bus node (BSn) in a data bus system according to one of the above numbers, for transmitting illumination data for light emitting components (LM1, LM2, LM3) by means of a differential two-wire data bus (b1b2b3),
4. Light module having a housing (GH) for a bus node (BSn) in a data bus system as defined in numeral 1, for the transmission of illumination data for light emitting components (LED1, LED2, LED3) by means of a differential two-wire data bus (b1b2b3),
5. Light module of one of the preceding numerals, wherein at least three light emitting components (LED1, LED2, LED3) are arranged in a recess (ASP) of the housing and each of these at least three light emitting components (LED1, LED2, LED3) has a light color that, in human perception, differs from the others.
6. Light module having a housing (GH) for a bus node (BSn) in a data bus system as defined in one of the preceding numerals, for the transmission of illumination data for light emitting components (LED1, LED2, LED3) by means of a differential two-wire data bus (b1b2b3),
7. Light module of one of the preceding numerals,
8. Light module having a housing (GH) for a bus node (BSn) in a data bus system as defined in one of the preceding numerals,
9. Light module as defined in one of the preceding numerals, wherein the light module comprises at least two light emitting components (LED1, LED2, LED3), whose brightness can be adjusted differently depending on the data content of an illumination register (ILR) by adjusting different luminosities for the light emitting components (LED1, LED2, LED3).
| Number | Date | Country | Kind |
|---|---|---|---|
| 10 2016 125 290 | Dec 2016 | DE | national |
| 10 2017 100 718 | Jan 2017 | DE | national |
| Filing Document | Filing Date | Country | Kind |
|---|---|---|---|
| PCT/EP2017/083523 | 12/19/2017 | WO | 00 |
| Publishing Document | Publishing Date | Country | Kind |
|---|---|---|---|
| WO2018/114937 | 6/28/2018 | WO | A |
| Number | Name | Date | Kind |
|---|---|---|---|
| 5859657 | Donahue et al. | Jan 1999 | A |
| 6105077 | Kimura | Aug 2000 | A |
| 6297724 | Bryans | Oct 2001 | B1 |
| 8492983 | Berg et al. | Jul 2013 | B1 |
| 20030009715 | Ricchetti et al. | Jan 2003 | A1 |
| 20040208200 | Hejdman et al. | Oct 2004 | A1 |
| 20070033465 | Greenberg | Feb 2007 | A1 |
| 20080255791 | Whetsel | Oct 2008 | A1 |
| 20090021955 | Kuang et al. | Jan 2009 | A1 |
| 20090235136 | Whetsel | Sep 2009 | A1 |
| 20090252210 | Rubehn et al. | Oct 2009 | A1 |
| 20100109530 | Eckel et al. | May 2010 | A1 |
| 20110150065 | Tailliet | Jun 2011 | A1 |
| 20110309746 | Eckel | Dec 2011 | A1 |
| 20120144078 | Pulsen | Jun 2012 | A1 |
| 20120188738 | Warre et al. | Jul 2012 | A1 |
| 20130073761 | Nierop et al. | Mar 2013 | A1 |
| 20140101351 | Hooper et al. | Apr 2014 | A1 |
| 20140281076 | Breece, III et al. | Sep 2014 | A1 |
| 20140333207 | Saes | Nov 2014 | A1 |
| 20160047860 | Whetsel | Feb 2016 | A1 |
| 20160138768 | Greene | May 2016 | A1 |
| Number | Date | Country |
|---|---|---|
| 102 61 14 | Mar 1958 | DE |
| 19643013 | Feb 1998 | DE |
| 10215720 | Oct 2003 | DE |
| 10256631 | Jul 2004 | DE |
| 2006022985 | Nov 2007 | DE |
| 202008012029 | Dec 2008 | DE |
| 102007060441 | Apr 2009 | DE |
| 10 2010 042 311 | Apr 2012 | DE |
| 202013103146 | Oct 2014 | DE |
| 102014003066 | Sep 2015 | DE |
| 102015004433 | May 2016 | DE |
| 102015004434 | May 2016 | DE |
| 102015004435 | Jun 2016 | DE |
| 102015004436 | Jun 2016 | DE |
| 102016100838 | Dec 2016 | DE |
| 102016100840 | Dec 2016 | DE |
| 102016100841 | Dec 2016 | DE |
| 102016100837 | Mar 2017 | DE |
| 102016100839 | Mar 2017 | DE |
| 102016100842 | Mar 2017 | DE |
| 102016100843 | Mar 2017 | DE |
| 102016100845 | Mar 2017 | DE |
| 102016100847 | Mar 2017 | DE |
| 102016101181 | Mar 2017 | DE |
| 0503117 | Jun 1995 | EP |
| 1490772 | Jun 2005 | EP |
| 1364288 | Feb 2011 | EP |
| 2323463 | May 2011 | EP |
| 2400608 | Dec 2011 | EP |
| 2571200 | Mar 2013 | EP |
| 2006102284 | Sep 2006 | WO |
| 2013095133 | Jun 2013 | WO |
| Entry |
|---|
| International Search Report and Written Opinion for PCT/EP2017/083523 dated Oct. 2, 2018 (45 pages; with English translation). |
| Number | Date | Country | |
|---|---|---|---|
| 20190384735 A1 | Dec 2019 | US |
