M. Abramovici, et al., "Concurrent Fault Simulation Functional Level Modeling," in Design Automation Conference, 1977. |
P. Agrawal, et al., "Fault Simulation in a Pipelined Multiprocessor System," in IEEE Inter'l. Test Conf., 1989. |
P. Agrawal, et al., "MARS: A Multiprocessor-based programmable accelerator," IEEE Design and Test of Computers, Oct., 1987. |
P. Agrawal, et al., "Modeling and Sumulation of Functional Memory Blocks in the MARS Accelerator," in CAD Accelerators, pp. 73-83, Elesvier Science Publishers B.V. (North Holland), 1991, Int'l. Workshop on Hardware Accelerators, Oxford, England, Sep. 20-21, 1989. |
W. C. Athas, et al., "Multicomputers: Message-Passing Concurrent Computers," in IEEE Computer, pp. 9-24, Aug. 1988. |
L. P. Henckels, et al., "Functional Level, Concurrent Fault Simulation," IEEE Test Conf., 1980. |
C. Y. Lo, et al., "Algorithms for an Advanced Fault Simulation System in MOTIS," IEEE Transactions on Computer Aided Design, Mar. 1987, |
P. R. Menon, et al., "Deductive Fault Simulation with Functional Blocks," IEEE Transactions on Computers, Aug. 1978. |
E. G. Ulrich, et al., "Concurrent Simulation of Nearly Identical Digital Networks," Computer, pp. 39-44, Apr. 1974. |
S. Bose, et al., "Concurrent Fault Simulation of Logic Gates and Memory Blocks on Message Passing Multicomputers," 29th ACM/IEEE Design Automation Conf., 1992. |