"Predict Instruction Flow Based on Sequential Segments," IBM Technical Disclosure Bulletin, vol. 33, No. 11, Apr. 1991, pp. 66-69. |
D. W. Anderson et al., "The IBM System/360 Model 91: Machine Philosophy and Instruction-Handling", Jan. 1967, IBM Journal, pp. 9-24. |
S. F. Anderson et al., "The IBM System/360 Model 91: Floating-Point Execution Unit", Jan. 1967, IBM Journal, pp. 34-53. |
L. J. Boland et al., "The IBM System/360 Model 91: Storage System", Jan. 1967, IBM Journal, pp. 54-68. |
Harvey G. Cragon, "Prediction Strategies", 1992, Branch Strategy Taxonomy and Performance Models, Chapter 4, pp. 13-57. |
D. R. Ditzel and H. R. McLellan, "Branch Folding in the CRISP Microprocessor: Reducing Branch Delay to Zero", 1987, ACM Sigarch Computer Architecture News, pp. 2-9. |
M. J. Flynn and P. R. Low, "The IBM System/360 Model 91: Some Remarks System Development", Jan. 1967, IBM Journal, pp. 2-7. |
Pan et al, "Improving the Accuracy of Dynamic Branch Prediction Using Branch Correlation", 1992, AMC Sigarch Computer Architecture New, pp. 76-84. |
D. R. Kaeli and P. G. Emma, "Branch History Table Prediction of Moving Target Branches Due to Subroutine Returns", May 1991, ACM Sigarch Computer Architecture News, vol. 19, No. 3, pp. 34-42. |
P. M. Kogge, "Pipelining in SISD Machine Designs", 1981, The Architecture of Pipelined Computers, pp. 269-278. |
John Levine, "Why Programmers Hate the 8086 and 286", Aug. 1990, Microprocessor Report, pp. 2-4 through 2-9. |
John S. Liptay, "Design of the IBM Enterprise system/9000 High-end Processor", Jul. 1992, IBM Journal of Research and Development. |
Shien-Tai Pan et al., "Correlation-Based Branch Prediction", Aug. 1991, pp. 0-31. |
Shien-Tai Pan et al., "Improving the Accuracy of Dynamic Branch Prediction Using Branch Correlation", 1992, ACM Sigarch Computer Architecture News, pp. 76-84. |
David A. Patterson and John L. Hennessy, Advanced Pipelining-Dynamic Scheduling in Pipelines, 1990, Computer Architecture A Quantitative Approach, pp. 290-314. |
Chris H. Perleberg and Alan J. Smith, "Branch Target Buffer Design and Optimization", 1993, IEEE Transaction on Computers, vol. 42, No. 4, pp. 396-412. |
Marc Rose, "Structured Control Flow: An Architectural Technique for Improving Control Flow Performance", Nov. 1983, pp. 1-71. |
Johnny K. F. Lee and Alan J. Smith, "Branch Prediction Strategies and Branch Target Buffer Design", 1984, IEEE, pp. 6-22. |
C. O. Stjernfeldt et al., Survey of Branch Prediction Strategies, Jul. 1993, pp. 1-26. |
Robert M. Supnik, "Digital's Alpha Chip Project", 1993, Communications of the ACM, vol. 36, No. 2, pp. 29-44. |
R. M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units", Jan. 1967,IBM Journal, pp. 25-33. |
Tse-Yu Yeh and Yale N. Patt, "A Comparison of Dynamic Branch Predictors that use Two Levels of Branch History", 1993, IEEE, pp. 257-266. |
Tse-Yu Yeh and Yale N. Patt, "Alternative Implementations of Two-Level Adaptive Branch Prediction", 1992, ACM Sigarch Computer Architecture News, pp. 124-134. |
Am29050.TM. Microprocessor User's Manual, 1991. pp. 2-14, 2-15, 4-1, 4-5 thru 4-10. |
IBM Technical Disclosure Bulletin, 1988, vol. 30, No. 11, pp. 221-225. |