The present application is related to the following copending U.S. patent applications:
U.S. patent application Ser. No. 11/097,609, entitled “Host Ethernet Adapter for Networking Offload in Server Environment”, filed on even date herewith and assigned to the assignee of the present invention.
U.S. patent application Ser. No. 11/096,363, entitled “Method and System for Accommodating Several Ethernet Ports and a Wrap Transmitted Flow Handled by a Simplified Frame-By-Frame Upper Structure”, filed on even date herewith and assigned to the assignee of the present invention.
U.S. patent application Ser. No. 11/096,571, entitled “Method and Apparatus for Providing a Network Connection Table”, filed on even date herewith and assigned to the assignee of the present invention.
U.S. patent application Ser. No. 11/097,051, entitled “Network Communications for Operating System Partitions”, filed on even date herewith and assigned to the assignee of the present invention.
U.S. patent application Ser. No. 11/096,365, entitled “System and Method for Parsing, Filtering, and Computing the Checksum in a Host Ethernet Adapter (HEA)”, filed on even date herewith and assigned to the assignee of the present invention.
U.S. patent application Ser. No. 11/096,353, entitled “System and Method for a Method for Reducing Latency in a Host Ethernet Adapter (HEA)”, filed on even date herewith and assigned to the assignee of the present invention.
U.S. patent application Ser. No. 11/097,055, entitled “Method and Apparatus for Blind Checksum and Correction for Network Transmissions”, filed on even date herewith and assigned to the assignee of the present invention.
U.S. patent application Ser. No. 11/096,362, entitled “Method and System for Performing a Packet Header Lookup”, filed on even date herewith and assigned to the assignee of the present invention.
U.S. patent application Ser. No. 11/097,430, entitled “System and Method for Computing a Blind Checksum in a Host Ethernet Adapter (HEA)”, filed on even date herewith and assigned to the assignee of the present invention.
The present invention relates generally to a server environment and more specifically to adapters utilized in such an environment.
The Internet and its applications have tremendously increased the number of clients'requests a server has to satisfy. Each client's request generates both network and storage I/Os. In addition, the advent of 10 gigabit (G) Ethernet and IP storage makes it possible to consolidate the data center communications on a single backbone infrastructure: Ethernet, TCP/IP.
Adapters are utilized in Network Interface Controllers (NICs) to receive data from 10 G sources. In such an adapter it is also desirable to handle data from other sources. For example there are still a significant number of 1 G sources. However it is a problem to support 1 G ports through the same interface as the 10 G port. The problem is that the 10 G port is a serial interface while the 1 G port is typically a parallel interface. Typically to accommodate both types of data sources would require additional pins on the NIC. These additional pins would necessarily increase the cost and complexity of the device.
Accordingly, what is desired is an adapter which can be utilized in a server environment which can accommodate multiple data sources but does not have any of the above-identified problems. The adapter should be easily implemented utilizing existing technologies. The adapter should also be cost effective and easily adapted to existing server environments.
The present invention addresses such a need.
An Ethernet adapter is disclosed. The adapter comprises a plurality of layers for allowing the adapter to receive and transmit packets from and to a processor. The plurality of layers include a high speed serializer/deserializer (high speed serdes) to receive data from and provide data to different speed data sources on the same pins.
A system and method in accordance with the present invention allows for an adapter to be utilized in a server environment that can accommodate both a 10 G and a 1 G source utilizing the same pins. This is accomplished through the use of a high speed serializer/deserializer (high speed serdes) which can accommodate both data sources. The high speed serdes allows for the use of a relatively low reference clock speed on the NIC to provide the proper clocking of the data sources and also allows for different modes to be set to accommodate the different data sources. Finally the system allows for the adapter to use the same pins for multiple data sources.
The present invention relates generally to a server environment and more specifically to adapters utilized in such an environment. The following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to the preferred embodiments and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features described herein.
A system and method in accordance with the present invention allows for an adapter to be utilized in a server environment that can accommodate both a 10 G and a 1 G source utilizing the same pins. This is accomplished through the use of a high speed serializer/deserializer (high speed serdes) which can accommodate both data sources. The high speed serdes allows for the use of a relatively low reference clock speed on the NIC to provide the proper clocking of the data sources and also allows for different modes to be set to accommodate the different data sources. To more particularly describe the features of the present invention refer now to the accompanying drawings in conjunction with the accompanying Figures.
The HEA 110 is an integrated Ethernet adapter. A set of accelerator features are provided such that a server TCP/IP stack uses those features when and as required. The interface between the processor 102 and the interface adapter chip 106 has been streamlined by bypassing the PCI bus and providing interface techniques that enable demultiplexing and multiqueueing and packet header separation. In so doing an Ethernet adapter is provided that allows for improved functionality with high speed system while allowing for compatibility with legacy server environments.
The second layer comprises a Packet Acceleration and Virtualization Layer 204. The layer 204 provides for receiving packets and demultiplexing the flow of packets for enabling virtualization. The layer 204 enables virtualization or partitioning of the operating system of a server based upon the packets. The layer 204 also provides packet header separation to enable zero copy operations and therefore provide improved latency. Also since layer 204 interacts directly with the private bus (Gx) through the Host Interface Layer 206, a low latency, high bandwidth connection is provided.
The third layer comprises the Host Interface Layer 206. The Host Interface Layer 206 provides the interface to the Gx or private bus of the processor and communicates with layer 204. The layer 206 provides for multiple receive sub-queues per Queue Pair (QP) to enable effective buffer management for a TCP stack. The host layer 206 provides the context management for a given flow of data packets.
To describe the features of the HEA 100 in more detail refer now to the following discussion in conjunction with the accompanying figures.
MAC and Serdes Layer 202
Below is an example of the operation of the high speed serdes 306 using a 312.5 MHz reference clock
10 G data source: Full rate mode at 3.125 Gbps
1 G data source: Half-rate mode at 1.25 Gbps
The same high speed serdes Ref Clock can be used in both modes, because internal high speed serdes PLL 606 can be set to different frequency multiplication ratios.
312.5 MHz Ref Clock×10=3.125 GHz
312.5 MHz Ref Clock×8=2.5 GHz (high speed serdes half-rate mode then leads to 1.25 Gbps)
A system and method in accordance with the present invention allows for an adapter to be utilized in a server environment that can accommodate both a 10 G and a 1 source utilizing the same pins. This is accomplished through the use of a high speed serializer/deserializer (high speed serdes) which can accommodate both data sources. The high speed serdes allows for the use of a relatively low reference clock speed on the NIC to provide the proper clocking of the data sources and also allows for different modes to be set to accommodate the different data sources. Finally the system allows for the adapter to use the same pins for multiple data sources.
Although the present invention has been described in accordance with the embodiments shown, one of ordinary skill in the art will readily recognize that there could be variations to the embodiments and those variations would be within the spirit and scope of the present invention. Accordingly, many modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the appended claims.
Number | Name | Date | Kind |
---|---|---|---|
1724198 | Hauser | Aug 1929 | A |
4825406 | Bean et al. | Apr 1989 | A |
5058110 | Beach et al. | Oct 1991 | A |
5172371 | Eng et al. | Dec 1992 | A |
5359659 | Rosenthal | Oct 1994 | A |
5430842 | Thompson et al. | Jul 1995 | A |
5442802 | Brent et al. | Aug 1995 | A |
5752078 | Delp et al. | May 1998 | A |
5983274 | Hyder et al. | Nov 1999 | A |
5991299 | Radogna et al. | Nov 1999 | A |
6041058 | Flanders et al. | Mar 2000 | A |
6266700 | Baker et al. | Jul 2001 | B1 |
6400730 | Latif et al. | Jun 2002 | B1 |
6427169 | Elzur | Jul 2002 | B1 |
6650640 | Muller et al. | Nov 2003 | B1 |
6658002 | Ross et al. | Dec 2003 | B1 |
6678746 | Russell et al. | Jan 2004 | B1 |
6724769 | Sang | Apr 2004 | B1 |
6728929 | Luong | Apr 2004 | B1 |
6735670 | Bronstein et al. | May 2004 | B1 |
6751229 | Waller et al. | Jun 2004 | B1 |
6754662 | Li | Jun 2004 | B1 |
6788697 | Aweya et al. | Sep 2004 | B1 |
6795870 | Bass et al. | Sep 2004 | B1 |
6822968 | Lim | Nov 2004 | B1 |
6937574 | Delaney et al. | Aug 2005 | B1 |
6954463 | Ma et al. | Oct 2005 | B1 |
6970419 | Kalkunte et al. | Nov 2005 | B1 |
6976205 | Ziai et al. | Dec 2005 | B1 |
6988235 | Brown | Jan 2006 | B2 |
7023811 | Pinto | Apr 2006 | B2 |
7031304 | Arberg et al. | Apr 2006 | B1 |
7062570 | Hong et al. | Jun 2006 | B2 |
7098685 | Agrawal et al. | Aug 2006 | B1 |
7124198 | Pinkerton | Oct 2006 | B2 |
7131140 | O'Rourke et al. | Oct 2006 | B1 |
7134796 | Anderson | Nov 2006 | B2 |
7164678 | Connor | Jan 2007 | B2 |
7218632 | Bechtolsheim et al. | May 2007 | B1 |
7251704 | Solomon | Jul 2007 | B2 |
7260120 | Kang et al. | Aug 2007 | B2 |
7269661 | Ree et al. | Sep 2007 | B2 |
7271706 | Lee | Sep 2007 | B2 |
7274706 | Nguyen et al. | Sep 2007 | B1 |
7283528 | Lim et al. | Oct 2007 | B1 |
7286557 | Feuerstraeter et al. | Oct 2007 | B2 |
7292586 | Dewan et al. | Nov 2007 | B2 |
7292591 | Parker et al. | Nov 2007 | B2 |
7295553 | Saitoh | Nov 2007 | B2 |
7298761 | Hong | Nov 2007 | B2 |
7308006 | Banerjee et al. | Dec 2007 | B1 |
7349399 | Chen et al. | Mar 2008 | B1 |
7360217 | Melvin et al. | Apr 2008 | B2 |
7366194 | Yu et al. | Apr 2008 | B2 |
20010027496 | Boucher et al. | Oct 2001 | A1 |
20020048270 | Allen et al. | Apr 2002 | A1 |
20030026252 | Thunquest et al. | Feb 2003 | A1 |
20030088689 | Alexander et al. | May 2003 | A1 |
20030103499 | Davis et al. | Jun 2003 | A1 |
20030154399 | Zuk et al. | Aug 2003 | A1 |
20030227920 | Benayoun et al. | Dec 2003 | A1 |
20040022094 | Radhakrishnan et al. | Feb 2004 | A1 |
20040030766 | Witkowski | Feb 2004 | A1 |
20040064590 | Starr et al. | Apr 2004 | A1 |
20040081145 | Harrekilde-Petersen et al. | Apr 2004 | A1 |
20040100952 | Boucher et al. | May 2004 | A1 |
20040109465 | Kim et al. | Jun 2004 | A1 |
20040128398 | Pettey | Jul 2004 | A1 |
20040177275 | Rose et al. | Sep 2004 | A1 |
20040218623 | Goldenberg et al. | Nov 2004 | A1 |
20050022017 | Maufer et al. | Jan 2005 | A1 |
20050076136 | Cho et al. | Apr 2005 | A1 |
20050089031 | Krueger | Apr 2005 | A1 |
20050108611 | Vogt | May 2005 | A1 |
20050114663 | Cornell et al. | May 2005 | A1 |
20050120160 | Plouffe et al. | Jun 2005 | A1 |
20050149677 | Shimada et al. | Jul 2005 | A1 |
20050174153 | Saeki | Aug 2005 | A1 |
20050256975 | Kaniz et al. | Nov 2005 | A1 |
20060031600 | Ellis et al. | Feb 2006 | A1 |
20060120289 | Cunningham | Jun 2006 | A1 |
20060187928 | McGee et al. | Aug 2006 | A1 |
20060216958 | Yee et al. | Sep 2006 | A1 |
Number | Date | Country |
---|---|---|
WO03049488 | Jun 2003 | WO |
Number | Date | Country | |
---|---|---|---|
20060222002 A1 | Oct 2006 | US |