This application claims the benefit of U.S. provisional patent application No. 60/211,094, filed Jun. 12, 2000, which is hereby incorporated by reference herein in its entirety.
Number | Name | Date | Kind |
---|---|---|---|
5432719 | Freeman et al. | Jul 1995 | A |
5703759 | Trimberger | Dec 1997 | A |
5781756 | Hung | Jul 1998 | A |
5787007 | Bauer | Jul 1998 | A |
5949987 | Curd et al. | Sep 1999 | A |
6046603 | New | Apr 2000 | A |
6054871 | New | Apr 2000 | A |
6085317 | Smith | Jul 2000 | A |
6215326 | Jefferson et al. | Apr 2001 | B1 |
6307877 | Philips et al. | Oct 2001 | B1 |
6408432 | Herrmann et al. | Jun 2002 | B1 |
6628656 | Raza | Sep 2003 | B1 |
Entry |
---|
F. Zlotnick, et al., “A High Performance Fine-Grained Approach To SRAM Based FPGAs”,Wescon '93 Conference Record, Sep. 28-30, 1993, pp. 321-326.* |
Jonathan Rose, et al., “Architecture Of Field-Programmable Gate Arrays”, Proceedings of The IEEE, vol. 81, No. 7, pp. 1014-1041, Jul. 1993.* |
A. McKenzie et al., “A Versatile Application Bootload for Field Programmable SOC”, Technical Developments, Motorola, Inc., Schaumburg, IL, vol. 39, Sep. 1999, pp. 77-79. |
R. May et al., “FPGA Configuration Data Manipulation”, Technical Developments, Motorola, Inc., Schaumburg, IL, vol. 39, Sep. 1999, p. 80. |
Number | Date | Country | |
---|---|---|---|
60/211094 | Jun 2000 | US |