Connector system with cable by-pass

Information

  • Patent Grant
  • 10181663
  • Patent Number
    10,181,663
  • Date Filed
    Thursday, September 7, 2017
    7 years ago
  • Date Issued
    Tuesday, January 15, 2019
    5 years ago
Abstract
A connector system is provided that includes a first connector and a second connector that are both coupled by a plurality of cables. The first connector is a stacked connector and includes a first terminal pair and a second terminal pair that are positioned in spaced apart card slots. The second connector includes a third and a fourth terminal pairs and the first and second terminal pairs are fixably connected to the third and fourth terminal pairs by the plurality of cables.
Description
TECHNICAL FIELD

This disclosure relates to the field of connectors, more specifically to connectors suitable for use at high data rates.


DESCRIPTION OF RELATED ART

Switches, routers and other high performance equipment are used in data/telecom applications and tend to be capable of state-of-the-art performance. One example of the high performance that these devices can provide is the ability to support 100 Gbps Ethernet. This performance can be provided, for example, with a main circuit board that supports some number of processors (e.g., the silicon) and is positioned in a box that supports multiple input/output (IO) connectors (the external interface). QSFP-style connectors, for example, when designed appropriately can support four 25 Gbps channels (transmit and receive) so as to allow for a 100 Gbps bi-directional channel. Due to a number of issues, it is still strongly preferred to use non-return to zero (NRZ) encoding for such channels and therefor the channels need to support (at a minimum) 12.5 GHz signaling frequencies (or about 13 GHz). This means that the channel needs to provide accept loss characteristics up to 13 GHz (naturally, other issues such as cross-talk should be managed to higher frequency levels for a more desirable system).


In any communication channel there is a total loss budget available so as to ensure the signal to noise (s/n) ratio is sufficient. In other words, if a signal is transmitted, the signal needs to have enough power when it is received so that the receiving end can discern the signal from the noise. This s/n ration has started to become a problem because the distance between the silicon and the external interface may be 30-50 cm (or more). Most circuit boards are made of a FR4 laminate, which is a lossy medium. A laminate FR4 based circuit board, for example, tends to have attenuation from the dielectric alone that is about 0.1 dB/inch at 1 GHz and this attenuation tends to increase linearly with frequency. Thus, a FR4 board is expected to have a loss of at least 1.3 dB/inch at 13 GHz (more realistically, given other known losses, a loss of about 1.5 dB/inch is expected) and thus would result in a signal that was 20 dB down at about 15 inches (or more realistically 20 dB down at about 13 inches). Thus, the mechanical spacing required by the switch and router designs makes the use of FR4 impractical (or even impossible) due to the amount of the total loss budget that is used up in the circuit board between the silicon and the external interface.


One possible solution is to use other laminates, such as Nelco, which have a lower loss per inch. The use of other laminates, however, is somewhat undesirable as existing alternatives to FR4 laminates are more costly to implement in a circuit board, especially in the larger circuit boards that tend to be used in high performance applications. And even with the improved laminates the losses are still higher than desired. Therefore, certain applications would benefit from an improved solution that can help improve the attenuation issue.


SUMMARY

A connector system is provided that includes a first connector and a second connector that are both configured with terminal tails that are configured to be press-fit into a circuit board. The first connector includes a first terminal pair and the second connector includes a second terminal pair and the first and second terminal pairs are terminated to opposite ends of a cable that provides substantially improved attenuation performance compared to FR4 laminate circuit boards. The first terminal pair includes tails that are configured to be press-fit into a circuit board in an appropriate pattern. In a configuration the second terminal pair includes contacts that are configured to mate with another connector.





BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and not limited in the accompanying figures in which like reference numerals indicate similar elements and in which:



FIG. 1 illustrates a schematic view of an embodiment of connector system.



FIG. 2 illustrates a plan view of an embodiment of a wafer.



FIG. 3 illustrates a bottom view of the embodiment depicted in FIG. 2.



FIG. 4 illustrates a method of providing a connector on a circuit board.



FIG. 5 illustrates a perspective view of an embodiment of a simplified version of connector system.



FIG. 6 illustrates a perspective view of a further simplified depiction of the embodiment depicted in FIG. 5.



FIG. 7 illustrates a simplified perspective view of the embodiment depicted in FIG. 5.



FIG. 8 illustrates an enlarged perspective view of the embodiment depicted in FIG. 5 with the housing removed.



FIG. 9 illustrates another perspective view of the embodiment depicted in FIG. 7.



FIG. 10 illustrates a simplified perspective view of one of the connectors depicted in FIG. 5.



FIG. 11 illustrates a further simplified perspective view of the embodiment depicted in FIG. 10.



FIG. 12 illustrates a partially exploded perspective view of the embodiment depicted in FIG. 11.



FIG. 13 illustrates a partially exploded simplified perspective view of the embodiment depicted in FIG. 12.



FIG. 14 illustrates a simplified, partially exploded perspective view of the embodiment depicted in FIG. 13.



FIG. 15 illustrates a simplified perspective view of the embodiment depicted in FIG. 11 with the housing omitted.



FIG. 16 illustrates a perspective view of an embodiment of a signal module positioned between two ground wafers.



FIG. 17 illustrates a simplified perspective view of the embodiment depicted in FIG. 16.



FIG. 18 illustrates a partially exploded perspective view of the embodiment depicted in FIG. 17.



FIG. 19 illustrates a partial perspective view of the embodiment depicted in FIG. 17 with an insulative web of a ground wafer removed.



FIG. 20 illustrates a simplified perspective view of the embodiment depicted in FIG. 17 with one of the ground wafers removed.



FIG. 21 illustrates an enlarged different perspective view of the embodiment depicted in FIG. 20.



FIG. 22 illustrates a simplified perspective view of the embodiment depicted in FIG. 21.



FIG. 23 illustrates a simplified enlarged perspective view of an embodiment of a ground wafer and a U-shield.



FIG. 24 illustrates a simplified view of the embodiment depicted in FIG. 23 with an insulative web of the ground wafer removed.



FIG. 25 illustrates another perspective view of the embodiment depicted in FIG. 24.



FIG. 26 illustrates a perspective view of an embodiment of a signal module.



FIG. 27 illustrates a partially exploded perspective view of the embodiment depicted in FIG. 26.





DETAILED DESCRIPTION

The detailed description that follows describes exemplary embodiments and is not intended to be limited to the expressly disclosed combination(s). Therefore, unless otherwise noted, features disclosed herein may be combined together to form additional combinations that were not otherwise shown for purposes of brevity.


In a connector system there is inherently some number of interfaces. For example, in a QSFP connector that is attached to a circuit board with a SMT style connection, there is a first interface between a paddle card of a mating connector and a contact of a terminal provided in the QSFP connector. There is also a second interface between the terminal in the QSFP connector and the supporting pad in the circuit board. Thus, a connector inherently has two interfaces, one for the incoming signal and one for the outgoing signal. It has been determined that, particularly for high signaling frequencies, it is desirable to limit the number of interfaces provided. This is because each interface requires certain tolerances to allow for reliable mating and these tolerances tend to increase if the mating is supposed to be repeatable. While it is fairly straightforward to manage these tolerances for low signaling rates, as the signaling rates increase the size of the features that are used to provide a mating connection begin to cause significant problems. For example, when a paddle card mates to a terminal, a contact on the end of the terminal electrically connects to a pad on the paddle card. In order to provide a mechanical connection, the contact needs a curved end (commonly referred to as a stub) to ensure the contact does not stub when engaging the paddle card. The stub changes the mechanical size of the terminal and thus provides an impedance change. Similarly, the pad must be oversized to account for all the position tolerances of the contact so as to ensure the pad on the circuit card makes a reliable electrical connection with the contact. The size of the pad also causes a change in impedance. As a result, the impedance discontinuities in the interfaces can result in significant signal reflection (which causes signal loss). Therefore, as noted above, it is helpful to reduce the number of interfaces in a communication channel that is transmitting signals.


As can be appreciated from the depicted figures, a connector system can be provided that improves the performance compared to using an FR4 circuit board to transmit signals. This is particularly valuable in systems where there is a substantial distance between a transceiver and a connector that provides a mating interface to the transceiver. As depicted schematically, a first connector 90 and a second connector 10 are electrically connected together via a cable 80. The cable 80 includes a pair of conductors that act as a differential pair and the cable includes a first end 80a and a second end 80b. The first end 80a is terminated to a first signal pair in the first connector 90. The second end is terminated to a second signal pair in the second connector 10. Each of the terminals in the first signal pair has a tail that is configured to be press fit into a circuit board. In a first embodiment, such as is schematically represented in FIG. 1, each of the terminals in the second terminal pair includes a contact supported by the housing 20 and positioned in a card slot 22 that is configured to mate with a mating connector.


It should be noted that both the first connector 90 and the second connector 10 are configured to be attached to the circuit board via a press-fit connection. Thus, for an embodiment where the differential pair of terminals in the second connector 90 have contacts on one end and are terminated to the cable on the other end, the second connector 90 is still expected to have several other terminals with tails that are press-fit into the supporting circuit board (the other terminals can provide, for example, channels for timing and low data rate signaling). The ability for both sides to be attached with a press-fit connection avoids the need to have any type of soldering between the connectors in the connector system and the supporting circuit board (or boards in the case where two boards are positioned adjacent one another) and is expected to improve manufacturability of the corresponding system.



FIGS. 2 and 3 illustrate an embodiment of a wafer 30. The wafer 30 includes a frame 31 that supports signal terminals 41a, 41b and ground terminals 43. Each of the terminals includes contacts 45, tails 46 and bodies 47 extending therebetween. As can be appreciated, the ground terminal 43 has a number of terminals commoned together and includes a shielding portion 44 that extends between signal pairs. Thus, the wafer 30 can provide contacts arranged in multiple sets of a ground, signal, signal, ground pattern. Naturally, if there is less need for shielding then the double grounds and shielding portion 44 can be revised so that there is a single ground contact between the pair of signal contacts and the pattern would be a ground, signal, signal pattern.


It should be noted that the connector configuration shown in FIGS. 2 and 3 illustrate embodiments of a high performance connector but do not include tails (thus illustrating a wire-to-paddle card design). The basic construction can be used more flexibly. For example, two wafers as depicted in FIG. 3 (which can be supported by a housing and thus used to provide a connector) can be formed so that the terminals are interweaved with respect to each other. Thus, the features of a wafer as depicted in FIG. 3 could be provided by having two sub-wafers interweaved. Of course, the desirability of weaving two sub-wafers will depend on connector configuration. The wafer 30 of FIG. 2 is likely most suitable for use in a design that has a single card slot and in certain embodiments the connector would be configured to support two wafers 30, one flipped with respect to the other, so that the contacts could be provided on two sides of a card slot.



FIGS. 5-27 illustrate features that can be used an alternative embodiments. It should be noted that while multiple features are disclosed, not all the features need to be included in each embodiment as each feature will have a cost and therefore the performance benefit of that feature versus the cost may, in certain applications, suggest omission of the feature.


A connector system 110 includes a first connector 110a with a frame 189 and a second connector 110b coupled by a cable 180. The figures illustrates a simplified model in that multiple cables 180 are illustrated being terminated to the same terminals. In addition, certain cables 180 are depicted as being truncated and are not shown as being terminated. In practice, each cable could be terminated in a comparable manner and each cable would be terminated to a different set of terminals. Thus, in a non-simplified illustration connector 110a would have a frame 189 that supported additional terminals. However, for purposes of illustrate and depiction, it is simpler to use less examples with the understanding that the features can be repeated as needed, depending on the number of cables 180 that are used.


As depicted, connector 110b is supported by circuit board 112 while connector 110a is supported by circuit board 114. In many applications a single circuit board can be used to support both connectors 110a, 110b. As can be appreciated, for larger circuit boards, the cable(s) 180 can be configured to be longer (such as greater than 15 cm) so that one connector is mounted a significant distance apart from the other connector.


Connector 110b includes a housing 120 that includes a first card slot 122a and as depicted, also includes a second card slot 122b. Each of the card slots include a first side 123a and a second side 123b. It should be noted that the depicted design thus allows for a stacked connector (the two card slots are spaced apart vertically, thus the connector is “stacked”) but is equally applicable to an application of a connector where only one card slot is desired. Therefore the depicted illustrates are exemplary but a connector with only one card slot is contemplated and would be a simple modification of the depicted embodiments. Paddle cards 105 can be inserted into the card slots so as to make electrical connection. The paddle cards 105 will typically be part of a mating connector system (not shown for purposes of clarity).


Each card slot includes at least one row 141 of contacts 145. It is common, similar to what is depicted, to have two rows of contacts in each card slot with one row of contacts on the first side 123a facing in a first direction and another row of contacts on the second side 123b facing an opposite direction. Thus, for example, cable 180a could be used to electrically connect to terminals on the first side 123a (e.g., in a top row) of the card slot while cable 180b could be used to electrically connector to terminals on the second side 123b (e.g., on a bottom row) of the card slot.


The housing 120 supports ground wafers 150, which each support a ground terminal 151 that can include legs 152. The ground terminal 151 can be configured with press-fit tails. The housing can also support low-speed signal wafers 170, which can be formed in a conventional manner with terminals that include contacts 145 and tails that are configured to be press fit into a circuit board. As such construction is well known, nothing further need be said about the low-speed signal terminals.


As depicted, a signal module 160 is positioned between two ground wafers 150. A U-shield 158 is positioned between the ground wafers 150 and can provide shielding to signal channels on opposite sides of the card slot while electrically connecting ground terminals 151 in the ground wafers 150 on opposite sides of the U-shield 158. The U-shield also supports cable support 178, which along with cable support 177, helps ensure the cable 180 is secured in position and works to minimize strain on terminations between the cable and the terminals in the connectors. The cable support 177, which is optional, can be sandwiched between two ground wafers 150 and can include a projection that fits in a corresponding recess 150b that is provided on both sides of insulative web 150a of the ground wafer 150 so that it is secured to the ground wafers 150. The inclusion of the optional cable support 177 helps provide additional strain relief for the cable 180 and increases the robustness of the connector system but in certain applications may not be desired or beneficial. Of course, in an embodiment the cable support 178 could be omitted and just cable support 177 could be provided. While neither cable support is required, in practice it is expected that omitting both will make the connector system more susceptible to damage during installation and thus most applications will benefit from the inclusion of one or both cable supports.


As noted above, the U-shield 158 can be used to common terminals 151 in adjacent ground wafers 150. In an embodiment, the U-shield can include projections 159a-159f that are configured to engage fingers 153 in aperture 154 (typically with an interference fit). The depicted U-shield 158 has the projections 159a-159f configured such that one side has a projection in a forward position and the opposite side has a projection in a rearward position. The alternating positions allow the projections to overlap and engage adjacent fingers 153 in an aperture 154 of the shield wall 152 when the U-shield 158 is installed. While the depicted U-shield 158 has three projections on each side, in embodiment some other number of projections could be provided.


To improve electrical performance, the U-shield 158 can include a solder connector 158a to a shield provided on the cable 180. The U-shield also can provide an electrical termination for the ground wire 182 with termination groove 158b. As the U-shield 158 can be electrically connected to ground terminals 151 on both sides of the two signal terminals, the additional connection further improves the electrical performance of the connector system by reducing reflections that might otherwise exist due to the transition between the cable and terminals 164.


The cable 180 includes signal conductors 181a, 181b that are electrically connected to terminals 164 so as to provide signal terminals S1 and S2 (which can form a differential pair that are broad-side coupled). In an embodiment, the terminals 164 include terminal notches 167 and the signal conductors 181a, 181b are positioned in the terminal notches 167 and can be secured there with solder or conductive adhesive or the like.


The terminals 164, which include a body 166, are positioned in the signal module 160, which include a sub-wafer 161a and a sub-wafer 161b pressed against each other. Each sub-wafer can support multiple terminals 164 and in the depicted embodiment supports two terminals 164 with each terminal in the flipped orientation compared to the other. It should be noted that while the depicted embodiment uses two of the same terminals 164. The signal module 160 is therefore configured to provide contacts 145a and 145b on one side of a card slot and contacts 145c and 145d on the other side. The signal module 160 can be configured with projections 169a, 169b that engage the ground wafers 150 and helps control the position of signal module 160 relative to the ground wafers 150. In an embodiment the sub-wafers can formed by stitching terminals in a formed insulative structure. Alternative, the sub-wafer can be formed using an insert-molding operation.


The first connector 110a, which provides terminal for the cable 180, includes a housing 190 that supports terminals and is positioned in the frame 189 (which as noted above, can be sized to support a larger number of housings 190). The housing 190 includes a wall 191 that supports ground terminal 194 and that supports brick 191a and 191b. The brick 191a supports signal terminal 193a and brick 191b supports signal terminal 193b. The signal conductors 181a, 181b are electrically connected to signal terminals 193a, 193b, respectively, and the ground wire 182 is electrically connected to ground terminal 194. In an embodiment the conductors can be soldered to the terminals and each terminal can include a press-fit tail (which is omitted for purposes of clarity but can be any desirable press-fit style tail). To help secure the bricks 191a, 191b to the wall 191, a securing member 192 can be added. The securing member 192 can be provided with a potting material in a known manner.



FIG. 4 illustrates a method of providing a connector on a circuit board. First in step 210 a sub-wafer is formed. The sub-wafer can be as depicted herein or could be larger and includes one or more signal terminals. Next in step 220 a second sub-wafer is formed. The second sub-wafer typically will be sized similarly as the first sub-wafer and can include the same number of signal terminals. In step 230, the first and second sub-wafers are joined together to form a signal module. The signal module can consist entirely of signal terminals and if so, typically will be about the same width as two conventional wafers. In step 240, conductors from a cable are terminated to the signal terminals in the signal module. This termination can be done via a solder operation or with the use of conductive epoxy or through a mechanical attachment. In step 250, the signal module with the connected cable is positioned in a housing. The positioning can include arranging a ground wafer on both sides of the signal module. As can be appreciated, multiple signal modules can be positioned in a housing, thus steps 210-250 can be repeated as desired. Finally, when the connector is ready to be mounted, the connector is pressed onto a circuit board. As can be appreciated, as the signal module may not include any terminals with tails that are configured to be attached to a circuit board, the connector will typically include other wafers with press-fit tails (such as the ground wafers and/or low-speed signal wafers).


As can be appreciated, in the above embodiments the number of interfaces can be limited to four interfaces for the high data rate signal channels (contact of first terminal, first cable termination, second cable termination, and press-fit tail to circuit board). In addition, this allows the connector assembly to be formed and then placed onto a circuit board after the various features of the circuit board are soldered in place. This allows for a reliable electrical connection without interfering with the manufacture (and if necessary) reworking of the circuit board. In addition, a low loss cable can provide an attenuation of less than 5 dB up to 15 GHz at 1 meter or about 0.1 dB per inch (which is substantially better than a FR4 board). Thus, a connector system with a 10 inch cable can result in a loss of less than 6 dB (1 dB for the cable and 2.5 dB for each connector) and preferably less than 5 dB of loss (a more reasonably designed press-fit connector should have not more than about 2 dB of loss for each connector) and potentially only 3 dB of loss for the connector system (if the press-fit connector is well optimized it can have a loss of about 1 dB per connector) as compared to a solution routing through FR4 that would result in about 15 dB of loss just for the transmission line through the circuit board (and still would need to account for the loss in the connector).


As can be appreciated, the performance of the connector will depend on a number of factors and thus the loss in a channel between the silicon and the external interface will vary depending on those factors. It is expected, however, that for a 10 inch channel the connector system depicted herein will provide at least a 10 dB improvement compared to a design that uses FR4 circuit board to provide the 10 inch transmission channel, at least for signaling frequencies greater than 10 GHz. For example, the FR4 board is expected to provide a loss of about 15.5-16 dB for a 10 inch long channel at 13 GHz (e.g., 25 Gbps with NRZ encoding). In contrast, a connector system as disclosed herein can provide a loss of 5 dB at 13 GHz and a more optimized system can provide a solution that has a loss of about 3 dB at 13 GHz. Or to put it another way, the cable solution can potentially provide 1 dB of improvement compared to an FR4 based solution for each inch of distance between the silicon and the external interface in a system communicating at 13 GHz (assuming the communication length is at least 4 inches, for very short lengths it may be more desirable to simply provide a larger connector).


It should be noted that the discussed embodiments primarily discuss the signal terminals. In a functioning signaling system it is expected that at least one ground terminal will be associated with each signal pair in both connectors. In an embodiment, therefore, the ground terminals can be electrically connected to a ground wire (sometimes referred to as a drain wire) provided with the signal wires in an associated cable that extends between the first and second connector.


The disclosure provided herein describes features in terms of preferred and exemplary embodiments thereof. Numerous other embodiments, modifications and variations within the scope and spirit of the appended claims will occur to persons of ordinary skill in the art from a review of this disclosure.

Claims
  • 1. A stacked connector system, comprising: a first connector mounted on a first circuit board area and having a first card slot and a second card slot that are spaced apart vertically, each of the first and second card slots having a first side and a second side, the first connector supporting a plurality of signal terminals that are arranged in pairs, the signal terminals having contacts and tails on opposing ends, wherein a first pair of signal terminals is provided in the first card slot and a second pair of signal terminals is provided in the second card slot;a second connector mounted on a second circuit board area having a third and fourth pair of signal terminals configured to mate with a second circuit board region, the second circuit board region spaced apart from the first region;a first cable with a first end and a second end and a first pair of signal conductors that extends therebetween, the first pair of signal conductors terminated to the tails of the first pair of signal terminals on the first end and terminated to the third pair of signal terminals on the second end; anda second cable with a first end and a second end and a second pair of signal conductors that extends therebetween, the second pair of signal conductors terminated to the tails of the second pair of signal terminals on the first end and terminated to the fourth pair of signal terminals on the second end.
  • 2. The stacked connector system of claim 1, wherein the first cable includes a ground wire and the ground wire is electrically connected to a first ground terminal in the first connector and a second ground terminal in the second connector.
  • 3. The stacked connector system of claim 1, wherein the second connector is configured to be press fit onto the second circuit board area.
  • 4. The stacked connector system of claim 1, wherein the first circuit board region is on a first circuit board and the second circuit board region is on a second circuit board.
  • 5. The stacked connector system of claim 1, wherein the cable includes a drain wire that is electrically connected to ground terminals in both the first and second connectors.
  • 6. A stacked connector system, comprising: a first connector mounted on a first circuit board area and having a first card slot and a second card slot that are spaced apart vertically, each of the first and second card slots having a first side and a second side, the first connector supporting a plurality of signal terminals that are arranged in pairs, the signal terminals having contacts and tails on opposing ends, wherein a first pair of signal terminals is provided in the first card slot and a second pair of signal terminals is provided in the second card slot, the first connector further including a plurality of terminals configured to be connected to the first circuit board region;a second connector mounted on a second circuit board area having a third and fourth pair of signal terminals configured to mate with a second circuit board region, the second circuit board region spaced apart from the first region;a first cable with a first end and a second end and a first pair of signal conductors that extends therebetween, the first pair of signal conductors terminated to the tails of the first pair of signal terminals on the first end and terminated to the third pair of signal terminals on the second end; anda second cable with a first end and a second end and a second pair of signal conductors that extends therebetween, the second pair of signal conductors terminated to the tails of the second pair of signal terminals on the first end and terminated to the fourth pair of signal terminals on the second end.
  • 7. The stacked connector system of claim 6, wherein the first cable includes a ground wire and the ground wire is electrically connected to a first ground terminal in the first connector and a second ground terminal in the second connector.
  • 8. The stacked connector system of claim 6, wherein the second connector is configured to be press fit onto the second circuit board area.
  • 9. The stacked connector system of claim 6, wherein the first circuit board region is on a first circuit board and the second circuit board region is on a second circuit board.
RELATED APPLICATIONS

This application is a continuation of U.S. application Ser. No. 15/384,561, filed Dec. 20, 2016, which is a continuation of U.S. application Ser. No. 14/916,347, filed Mar. 3, 2016, now U.S. Pat. No. 9,553,381, which is a national phase of PCT Application No. PCT/US2014/054100, filed Sep. 4, 2014, which in turn claims priority to U.S. Provisional Application No. 61/873,642, filed Aug. 4, 2013.

US Referenced Citations (334)
Number Name Date Kind
3007131 Dahlgren et al. Oct 1961 A
3594613 Prietula Jul 1971 A
3963319 Schumacher et al. Jun 1976 A
4025141 Thelissen May 1977 A
4072387 Sochor Feb 1978 A
4083615 Volinskie Apr 1978 A
4157612 Rainal Jun 1979 A
4290664 Davis et al. Sep 1981 A
4307926 Smith Dec 1981 A
4346355 Tsukii Aug 1982 A
4417779 Wilson Nov 1983 A
4508403 Weltman Apr 1985 A
4611186 Ziegner Sep 1986 A
4615578 Stadler Oct 1986 A
4639054 Kersbergen Jan 1987 A
4656441 Takahashi et al. Apr 1987 A
4657329 Dechelette Apr 1987 A
4679321 Plonski Jul 1987 A
4697862 Hasircoglu Oct 1987 A
4724409 Lehman Feb 1988 A
4889500 Lazar Dec 1989 A
4924179 Sherman May 1990 A
4948379 Evans Aug 1990 A
4984992 Beamenderfer Jan 1991 A
4991001 Takubo et al. Feb 1991 A
5112251 Cesar May 1992 A
5197893 Morlion et al. Mar 1993 A
5332979 Roskewitsch Jul 1994 A
5387130 Fedder et al. Feb 1995 A
5402088 Pierro et al. Mar 1995 A
5435757 Fedder et al. Jul 1995 A
5441424 Morlion et al. Aug 1995 A
5487673 Hurtarte Jan 1996 A
5509827 Huppenthal et al. Apr 1996 A
5554038 Morlion et al. Sep 1996 A
5598627 Saka et al. Feb 1997 A
5632634 Soes May 1997 A
5691506 Miyazaki et al. Nov 1997 A
5781759 Kashiwabara Jul 1998 A
6004139 Dramstad Dec 1999 A
6053770 Blom Apr 2000 A
6083046 Wu et al. Jul 2000 A
6095872 Lang et al. Aug 2000 A
6144559 Johnson et al. Nov 2000 A
6156981 Ward et al. Dec 2000 A
6203376 Magajne et al. Mar 2001 B1
6255741 Yoshihara Jul 2001 B1
6266712 Henrichs Jul 2001 B1
6273753 Ko Aug 2001 B1
6273758 Lloyd Aug 2001 B1
6366471 Edwards et al. Apr 2002 B1
6368120 Scherer Apr 2002 B1
6371788 Bowling et al. Apr 2002 B1
6452789 Pallotti et al. Sep 2002 B1
6489563 Zhao et al. Dec 2002 B1
6535367 Carpenter Mar 2003 B1
6574115 Asano et al. Jun 2003 B2
6575772 Soubh et al. Jun 2003 B1
6592401 Gardner et al. Jul 2003 B1
6652296 Kuroda et al. Nov 2003 B2
6652318 Winings et al. Nov 2003 B1
6685501 Wu et al. Feb 2004 B1
6692262 Loveless Feb 2004 B1
6705893 Ko Mar 2004 B1
6780069 Scherer Aug 2004 B2
6797891 Blair et al. Sep 2004 B1
6824426 Spink, Jr. Nov 2004 B1
6843657 Driscoll Jan 2005 B2
6882241 Abo et al. Apr 2005 B2
6903934 Lo Jun 2005 B2
6910914 Spink, Jr. Jun 2005 B1
6916183 Alger et al. Jul 2005 B2
6955565 Lloyd Oct 2005 B2
6969270 Renfro Nov 2005 B2
6969280 Chien Nov 2005 B2
6971887 Trobough Dec 2005 B1
7004765 Hsu Feb 2006 B2
7004793 Scherer Feb 2006 B2
7044772 McCreery May 2006 B2
7052292 Hsu et al. May 2006 B2
7056128 Driscoll et al. Jun 2006 B2
7066756 Lange et al. Jun 2006 B2
7070446 Henry Jul 2006 B2
7108522 Verelst et al. Sep 2006 B2
7148428 Meier et al. Dec 2006 B2
7168961 Hsieh Jan 2007 B2
7175446 Bright Feb 2007 B2
7192300 Hashiguchi et al. Mar 2007 B2
7214097 Hsu et al. May 2007 B1
7223915 Hackman May 2007 B2
7234944 Nordin Jun 2007 B2
7244137 Renfro et al. Jul 2007 B2
7280372 Grundy et al. Oct 2007 B2
7307293 Fjelstad et al. Dec 2007 B2
7331816 Krohn et al. Feb 2008 B2
7384275 Ngo Jun 2008 B2
7394665 Hamasaki et al. Jul 2008 B2
7402048 Meier et al. Jul 2008 B2
7431608 Sakaguchi et al. Oct 2008 B2
7445471 Scherer et al. Nov 2008 B1
7462924 Shuey Dec 2008 B2
7489514 Hamasaki Feb 2009 B2
7534142 Avery May 2009 B2
7549897 Fedder et al. Jun 2009 B2
7621779 Laurx et al. Nov 2009 B2
7637767 Davis Dec 2009 B2
7654831 Wu Feb 2010 B1
7658654 Ohyama Feb 2010 B2
7690930 Chen et al. Apr 2010 B2
7719843 Dunham May 2010 B2
7744385 Scherer Jun 2010 B2
7744403 Barr Jun 2010 B2
7744414 Scherer et al. Jun 2010 B2
7748988 Hori Jul 2010 B2
7771207 Hamner et al. Aug 2010 B2
7789529 Roberts Sep 2010 B2
7819675 Ko et al. Oct 2010 B2
7824197 Westman Nov 2010 B1
7857629 Chin Dec 2010 B2
7857630 Hermant et al. Dec 2010 B2
7862344 Morgan Jan 2011 B2
7892019 Rao Feb 2011 B2
7906730 Atkinson et al. Mar 2011 B2
7931502 Iida Apr 2011 B2
7985097 Gulla Jul 2011 B2
7997933 Feldman Aug 2011 B2
8002583 van Woensel Aug 2011 B2
8018733 Jia Sep 2011 B2
8036500 McColloch Oct 2011 B2
8157573 Tanaka Apr 2012 B2
8162675 Regnier Apr 2012 B2
8187038 Kamiya May 2012 B2
8192222 Kameyama Jun 2012 B2
8226441 Regnier Jul 2012 B2
8308491 Nichols et al. Nov 2012 B2
8337243 Elkhatib et al. Dec 2012 B2
8338713 Fjelstad et al. Dec 2012 B2
8398433 Yang Mar 2013 B1
8419472 Swanger Apr 2013 B1
8435074 Grant May 2013 B1
8439704 Reed May 2013 B2
8449312 Lan May 2013 B2
8449330 Schroll May 2013 B1
8465302 Regnier Jun 2013 B2
8480413 Minich Jul 2013 B2
8517765 Schroll Aug 2013 B2
8535069 Zhang Sep 2013 B2
8540525 Regnier Sep 2013 B2
8575529 Asahi Sep 2013 B2
8553102 Yamada Oct 2013 B2
8575491 Gundel et al. Nov 2013 B2
8588561 Zbinden Nov 2013 B2
8597055 Regnier Dec 2013 B2
8651890 Chiarelli Feb 2014 B2
8672707 Nichols et al. Mar 2014 B2
8690604 Davis Apr 2014 B2
8715003 Buck May 2014 B2
8740644 Long Jun 2014 B2
8747158 Szczesny Jun 2014 B2
8753145 Lang Jun 2014 B2
8758051 Nonen et al. Jun 2014 B2
8764483 Ellison Jul 2014 B2
8784122 Soubh Jul 2014 B2
8787711 Zbinden Jul 2014 B2
8794991 Ngo Aug 2014 B2
8804342 Behziz et al. Aug 2014 B2
8814595 Cohen et al. Aug 2014 B2
8834190 Ngo Sep 2014 B2
8864521 Atkinson et al. Oct 2014 B2
8888533 Westman et al. Nov 2014 B2
8905767 Putt, Jr. et al. Dec 2014 B2
8911255 Scherer et al. Dec 2014 B2
8926342 Vinther Jan 2015 B2
8926377 Kirk Jan 2015 B2
8992236 Wittig Mar 2015 B2
8992237 Regnier Mar 2015 B2
8992258 Raschilla Mar 2015 B2
9011177 Lloyd Apr 2015 B2
9028281 Kirk May 2015 B2
9035183 Kodama et al. May 2015 B2
9040824 Guetig et al. May 2015 B2
9054432 Yang Jun 2015 B2
9071001 Scherer et al. Jun 2015 B2
9119292 Gundel Aug 2015 B2
9136652 Ngo Sep 2015 B2
9142921 Wanha et al. Sep 2015 B2
9155214 Ritter Oct 2015 B2
9160123 Pao Oct 2015 B1
9160151 Vinther Oct 2015 B2
9161463 Takamura Oct 2015 B2
9166320 Herring Oct 2015 B1
9196983 Saur et al. Nov 2015 B2
9203171 Yu Dec 2015 B2
9209539 Herring Dec 2015 B2
9214756 Nishio Dec 2015 B2
9214768 Pao Dec 2015 B2
9232676 Sechrist et al. Jan 2016 B2
9246251 Regnier Jan 2016 B2
9277649 Ellison Mar 2016 B2
9312618 Regnier Apr 2016 B2
9331432 Phillips May 2016 B1
9350108 Long May 2016 B2
9356366 Moore May 2016 B2
9385455 Regnier Jul 2016 B2
9391407 Bucher Jul 2016 B1
9401563 Simpson Jul 2016 B2
9413090 Nagamine Aug 2016 B2
9413112 Helster Aug 2016 B2
9431773 Chen Aug 2016 B2
9437981 Wu Sep 2016 B2
9455538 Nishio Sep 2016 B2
9484671 Zhu Nov 2016 B2
9484673 Yang Nov 2016 B1
9490587 Phillips Nov 2016 B1
9496655 Huang Nov 2016 B1
9515429 De Geest Dec 2016 B2
9525245 Regnier Dec 2016 B2
9543688 Pao Jan 2017 B2
9553381 Regnier Jan 2017 B2
9559465 Phillips Jan 2017 B2
9565780 Nishio Feb 2017 B2
9608388 Kondo Mar 2017 B2
9608590 Hamner Mar 2017 B2
9627818 Chen Apr 2017 B1
9660364 Wig et al. May 2017 B2
9666998 de Boer May 2017 B1
9673570 Briant Jun 2017 B2
9812799 Wittig Nov 2017 B2
9985367 Wanha et al. May 2018 B2
20010016438 Reed Aug 2001 A1
20020111067 Sakurai et al. Aug 2002 A1
20020157865 Noda Oct 2002 A1
20020180554 Clark et al. Dec 2002 A1
20030064616 Reed et al. Apr 2003 A1
20030073331 Peloza et al. Apr 2003 A1
20030222282 Fjelstad et al. Dec 2003 A1
20040094328 Fjelstad May 2004 A1
20040121633 David et al. Jun 2004 A1
20040155328 Kline Aug 2004 A1
20040155734 Kosemura et al. Aug 2004 A1
20040229510 Lloyd Nov 2004 A1
20040264894 Cooke Dec 2004 A1
20050006126 Aisenbrey Jan 2005 A1
20050051810 Funakura Mar 2005 A1
20050093127 Fjelstad et al. May 2005 A1
20050130490 Rose Jun 2005 A1
20050142944 Ling et al. Jun 2005 A1
20050239339 Pepe Oct 2005 A1
20060001163 Kolbehdari et al. Jan 2006 A1
20060035523 Kuroda et al. Feb 2006 A1
20060038287 Hamasaki Feb 2006 A1
20060079102 DeLessert Apr 2006 A1
20060079119 Wu Apr 2006 A1
20060091507 Fjelstad et al. May 2006 A1
20060114016 Suzuki Jun 2006 A1
20060160399 Dawiedczyk Jul 2006 A1
20060189212 Avery Aug 2006 A1
20060194475 Miyazaki Aug 2006 A1
20060216969 Bright Sep 2006 A1
20060228922 Morriss Oct 2006 A1
20060234556 Wu Oct 2006 A1
20060238991 Drako Oct 2006 A1
20060282724 Roulo Dec 2006 A1
20060292898 Meredith Dec 2006 A1
20070032104 Yamada Feb 2007 A1
20070141871 Scherer Jun 2007 A1
20070243741 Yang Oct 2007 A1
20080131997 Kim et al. Jun 2008 A1
20080171476 Liu Jul 2008 A1
20080297988 Chau Dec 2008 A1
20080305689 Zhang et al. Dec 2008 A1
20090023330 Stoner et al. Jan 2009 A1
20090166082 Liu et al. Jul 2009 A1
20090215309 Mongold et al. Aug 2009 A1
20100068944 Scherer Mar 2010 A1
20100112850 Rao May 2010 A1
20100159829 McCormack Jun 2010 A1
20100177489 Yagisawa Jul 2010 A1
20100203768 Kondo Aug 2010 A1
20110074213 Schaffer Mar 2011 A1
20110080719 Jia Apr 2011 A1
20110136387 Matsuura Jun 2011 A1
20110177699 Crofoot et al. Jul 2011 A1
20110212633 Regnier Sep 2011 A1
20110230104 Lang Sep 2011 A1
20110263156 Ko Oct 2011 A1
20110300757 Regnier Dec 2011 A1
20110304966 Schrempp Dec 2011 A1
20120003848 Casher et al. Jan 2012 A1
20120034820 Lang Feb 2012 A1
20120225585 Lee Sep 2012 A1
20120246373 Chang Sep 2012 A1
20130005178 Straka et al. Jan 2013 A1
20130012038 Kirk Jan 2013 A1
20130017715 Van Laarhoven Jan 2013 A1
20130040482 Ngo Feb 2013 A1
20130092429 Ellison Apr 2013 A1
20130148321 Liang Jun 2013 A1
20130340251 Regnier Dec 2013 A1
20140041937 Lloyd Feb 2014 A1
20140073173 Yang Mar 2014 A1
20140073174 Yang Mar 2014 A1
20140073181 Yang Mar 2014 A1
20140111293 Madeberg et al. Apr 2014 A1
20140217571 Ganesan et al. Aug 2014 A1
20140242844 Wanha Aug 2014 A1
20140273551 Resendez Sep 2014 A1
20140273594 Jones et al. Sep 2014 A1
20140335736 Regnier Nov 2014 A1
20150079845 Wanha Mar 2015 A1
20150090491 Dunwoody Apr 2015 A1
20150180578 Leigh et al. Jun 2015 A1
20150207247 Regnier et al. Jul 2015 A1
20160013596 Regnier Jan 2016 A1
20160064119 Grant Mar 2016 A1
20160104956 Santos Apr 2016 A1
20160181713 Peloza Jun 2016 A1
20160190720 Lindkamp Jun 2016 A1
20160190747 Regnier Jun 2016 A1
20160197423 Regnier Jul 2016 A1
20160218455 Sayre Jul 2016 A1
20160233598 Wittig Aug 2016 A1
20160233615 Scholeno Aug 2016 A1
20160336692 Champion Nov 2016 A1
20160380383 Lord Dec 2016 A1
20170033482 Liao Feb 2017 A1
20170033509 Liao Feb 2017 A1
20170077621 Liao Mar 2017 A1
20170098901 Regnier Apr 2017 A1
20170110222 Liptak et al. Apr 2017 A1
20170162960 Wanha Jun 2017 A1
20170302036 Regnier Oct 2017 A1
20170365942 Regnier Dec 2017 A1
20180034175 Lloyd Feb 2018 A1
Foreign Referenced Citations (16)
Number Date Country
3447556 Oct 1986 DE
02-079571 Jun 1990 JP
04-14372 Feb 1992 JP
05-059761 Aug 1993 JP
2008-041285 Feb 2008 JP
2008-059857 Mar 2008 JP
2009-043590 Feb 2009 JP
2010-017388 Jan 2010 JP
2010-123274 Jun 2010 JP
2013-016394 Jan 2013 JP
M359141 Jun 2009 TW
M408835 Aug 2011 TW
201225455 Jun 2012 TW
WO 2008-072322 Jun 2008 WO
WO 2012-078434 Jun 2012 WO
WO 2013-006592 Jan 2013 WO
Non-Patent Literature Citations (6)
Entry
U.S. Appl. No. 61/714,871, filed Oct. 17, 2012, Wig et al.
Agilent, “Designing Scalable 10G Backplane Interconnect Systems Utilizing Advanced Verification Methodologies,” White Paper, Published May 5, 2012, USA.
Amphenol Aerospace, “Size 8 High Speed Quadrax and Differential Twinax Contacts for Use in MIL-DTL-38999 Special Subminiature Cylindrical and ARINC 600 Rectangular Connectors”, published May 2008. Retrieved from www.peigenesis.com/images/content/news/amphenol_quadrax.pdf.
Hitachi Cable America Inc., “Direct Attach Cables: OMNIBIT supports 25 Gbit/s interconnections”. Retrieved Aug. 10, 2017 from www.hca.hitachi-cable.com/products/hca/catalog/pdfs/direct-attach-cable-assemblies.pdf.
“File:Wrt54gl-layout.jpg-Embedded Xinu”, Internet Citation, Sep. 8, 2006. Retrieved from the Internet: URL:http://xinu.mscs.edu/File:Wrt54gl-layout.jpg [retrieved on Sep. 23, 2014].
Amphenol TCS, “Amphenol TCS expands the XCede Platform with 85 Ohm Connectors and High-Speed Cable Solutions,” Press Release, Published Feb. 25, 2009, http://www.amphenol.com/about/news_archive/2009/58.
Related Publications (1)
Number Date Country
20170365942 A1 Dec 2017 US
Provisional Applications (1)
Number Date Country
61873642 Sep 2013 US
Continuations (2)
Number Date Country
Parent 15384561 Dec 2016 US
Child 15697556 US
Parent 14916347 US
Child 15384561 US