Raghunathan et al., Power Management Technique for Control-Flow Intensive Designs, Proceedings 34th Design Automation Conference, pp. 429-434, Jun. 1997. |
Ahmad et al., Integrated Scheduling, Allocation and Module Selection for Design-Space Exploration in High-Level Synthesis, IEEE Proceedings Computers and Digital Techniques, pp. 65-71, Jan.1995. |
Ferguson et al. Power Management in High Level Design, 2nd International Conference on ASIC, pp. 357-363, Oct. 1996. |
Ku et al., Relative Scheduling Under Timing Constraints, 27th ACM/IEEE Design Automation Conference, pp.59-64, Jun. 1990. |
Kruse et al., Lower and Upper Bounds on the Switching Activity in Scheduled Data Flow Graphs, Proceedings 1999 International Symposium on Low Power Electronics and Design, pp. 115-120, Aug. 1999. |
Lee et al., Behavioral Synthesis for Easy Testability in Data Path Scheduling, Proceedings 1992 IEEE/ACM International Conference on Computer-Aided Design, pp. 616-619, Nov. 1992. |
Quinghua et al., On Gauranteed Task Scheduling in Real Time Distributed Process Control Systems, IEEE Region 10 Conference on Computer, Communication, Control and Power Engineering, pp. 68-71, Oct. 1993. |
Huang et al., Data Path Allocation Based on Bipartite Weighted Matching, Proceeding on 27th ACM/IEEE Design Automation Conference, pp. 499-504, Jun. 1990. |
Correale, “Overview of power minimization technique employed in the IBM PowerPC 4xx embedded processors,” in Proc. Int. Symp. Low Power Design, pp. 75-80, Apr. 1995. |
G. Tellex, A. Farrahi, and M. Sarrafzadeh, “Activity drived clock design for low power circuits,” in Proc. Int. Conf. Computer-Aided Design, pp. 62-65, Nov. 1995. |
L. Benine, PJ. Siegel, and G. De Micheli, “Saving power by synthesizing gated clocks for sequentials circuits,” IEEE Design & Test of Computers, pp. 32-41, Winter 1994. |
E. Musoll and J. Cortadella, “High-level synthesis techniques for reducing the activity of functional units,” In Proc. Int. Symp. Low Power Design, pp. 99-104, Apr. 1995. |
J. Monteiro, S. Devadas, P., Asher, and Mauskar, “Scheduling techniques to enable power management,” In Proc. Design Automation Conf., pp. 349-352, Jun. 1996. |
A. Raghunathan, S. Dey, N.K. Jha, and Wakabayashi, “Power management techniques for control-flow intensive designs,” in Proc. Design Automation Conf., pp. 429-434, Jun. 1997. |
A. Farrahi, G. Tellez, and M. Sarrafzadeh, “Memory segmentation to exploit sleep mode operation,” in Proc. Design Automation Conf., pp. 36-41, Jun. 1995. |
V. Tiwari and S. Malik, “Guarded evaluation: Pushing power management of logic level synthesis/design,” in Proc. Int. Symp. Low Power Design, pp. 22-226, Apr. 1995. |
M. Aldina, J. Monteiro, S. Devadas, A. Ghosh, and M. Papaefthymiou, “Precomputation-based sequential logic optimization for low power,” IEEE Trans. VLSI Systems, vol. 2, pp. 426-436, Dec. 1995. |
A. Raghunathan and N.K. Jha, “Behavioral synthesis for low power,” in Proc. Int. Conf. Computer Design, pp.255-270, Oct. 1994. |
J. Chang and M. Pedram, “Register allocation and binding for low power,” in Proc. Design Automation Conf., pp. 29-35, Jun. 1995. |
C.H. Gebotys, “Low energy memory and register allocation using network flow,” in Proc. Design Automation Conf., pp. 435-440, Jun. 1997. |
A. Raghunathan and N.K. Jha, “An iterative improvement algorithm for low power datapath synthesis,” in Proc. Int. Conf. Computer-Aided Design. pp. 597-602, Nov. 1995. |
A.P. Chandrakasan, M. Potkonjak, J. Rabaiy, and W. Brodersen, “HYPER-LP: A system for power minimization using architectural transformations,” in Proc. INt. Conf. Computer-Aided Design, pp. 300-303, Nov. 1992. |