Claims
- 1. A method for controlling the output impedance of a transconductor having first and second differential inputs and a differential output, comprising:applying a dc voltage to said first differential input of said transconductor and to a first differential input of a differential difference amplifier; applying an inverted output of said differential output of said transconductor to said second differential input of said transconductor and to a second differential input to said difference amplifier; applying said output of said transconductor to a variable resistor; and controlling a resistance of said variable resistor by an output of said difference amplifier.
- 2. The method of claim 1 wherein said variable resistor presents a negative resistance to said output of said transconductor.
- 3. A circuit for controlling the output impedance of a transconductor having a first differential input for receiving a dc voltage, a second differential input, and a differential output, comprising:a inverting connection from said differential output of said transconductor to said second differential input of said transconductor; a differential difference amplifier having a first input connected to receive said dc voltage, a second input connected to receive and an inverted output from said transconductor, and an output; and a variable resistor across which said output of said transducer is connected; said output of said differential difference amplifier being connected to control said variable resistor to minimize the output of said differential difference amplifier.
- 4. The circuit of claim 3 wherein said variable resistor had a negative resistance.
- 5. A transconductance circuit having a high output impedance, comprising:a dual input differential transconductor having first and second differential inputs and a differential output, said first differential input being connected to receive a dc voltage, an inverting feedback path between said second differential input and said differential output; a differential difference amplifier having a first input connected to receive said dc voltage and a second input connected to said inverting feedback path, and an output; a variable resistor connected across said differential output; and said output of said differential difference amplifier being connected to control said variable resistor to minimize said output of said differential difference amplifier.
- 6. The method of claim 5 wherein said variable resistor has a negative resistance.
Parent Case Info
This application claims priority under 35 USC § 119(e)(1) of provisional application Ser. No. 60/239,365, filed Oct. 11, 2000.
US Referenced Citations (4)
Number |
Name |
Date |
Kind |
3516005 |
Brown, Jr. |
Jun 1970 |
A |
5796301 |
Tanabe et al. |
Aug 1998 |
A |
6091294 |
Shirai et al. |
Jul 2000 |
A |
6396343 |
Chee |
May 2002 |
B2 |
Provisional Applications (1)
|
Number |
Date |
Country |
|
60/239365 |
Oct 2000 |
US |