The present disclosure relates generally to a power-factor-correction (PFC) power converter, and more particularly to control methods and power controllers in use of PFC power converters capable of achieving excellent power factor while operating in a discontinuous conduction mode (DCM).
Power factor (PF) of an apparatus indicates how efficient the apparatus uses the power supplied from an alternating-current (AC) line power. The perfect ideal value of PF of an apparatus is “1”, implying that the voltage from a line power is completely in phase with and proportional to the current that the apparatus drains from the line power. An electric apparatus has PF with a value less than 1 implies a line power need be capable of supplying more that the maximum operation power of the electric apparatus to keep it work properly. To lower the burden of the AC line power that the grid of a city supports, industrial regulations normally define minimum PF for different electric appliances. Power supplies with maximum output power more than 75 W, and lighting apparatuses as well, for example, are required to each have more than minimum PF of 0.9.
For common practices, a PFC circuit is used as a buffer to shape the waveform of the input current from a line power, and according builds up another power source, which could be the input power source of another power supply that accurately regulates an output voltage source for a load. Active PFC circuits refer to the usage of active components, such as power switches or amplifiers, in PFC circuits. A booster or a flyback converter, examples of an active PFC circuit, may achieve high PF by working at a constant ON-time scheme in a critical mode (CM), where constant ON-time scheme refers to the ON time of a power switch is about a constant independent to the line voltage of the line power, and CM refers to that the ON time always starts soon after an inductor or a transformer stops supplying current to the output voltage source. When the load of the booster, for example, is in a light load condition or a no-load condition, CM adversely causes a very short switching cycle of the power switch, and makes switching loss of the power switch high, significantly reducing the conversion efficiency of the booster.
A PFC power converter may refer to a booster alone, or the combination of the booster and a power supply following the booster.
Non-limiting and non-exhaustive embodiments of the present invention are described with reference to the following drawings. In the drawings, like reference numerals refer to like parts throughout the various figures unless otherwise specified. These drawings are not necessarily drawn to scale. Likewise, the relative sizes of elements illustrated by the drawings may differ from the relative sizes depicted.
The invention can be more fully understood by the subsequent detailed description and examples with references made to the accompanying drawings, wherein:
In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one having ordinary skill in the art that the specific detail need not be employed to practice the present invention. In other instances, well-known materials or methods have not been described in detail in order to avoid obscuring the present invention.
Reference throughout this specification to “one embodiment”, “an embodiment”, “one example” or “an example” means that a particular feature, structure, or characteristic described in connection with the embodiment or example is included in at least one embodiment of the present invention. Thus, appearances of the phrases “in one embodiment”, “in an embodiment”, “one example” or “an example” in various places throughout this specification are not necessarily all referring to the same embodiment or example. Furthermore, the particular features, structures, or characteristics may be combined in any suitable combinations and/or subcombinations in one or more embodiments or examples. Particular features, structures or characteristics may be included in an integrated circuit, an electronic circuit, a combinational logic circuit, or other suitable components that provide the described functionality. In addition, it is appreciated that the figures provided herewith are for explanation purposes to persons ordinarily skilled in the art and that the drawings are not necessarily drawn to scale.
A booster is disclosed as an embodiment of the invention, but the invention is not limit to however. Embodiments of the invention could include a flyback converter or a buck-booster converter for example.
A PFC power converter according to embodiments of the invention has a power switch and an inductive device connected in series, where the power switch is controlled by a power controller. The PFC power converter converts an input line power into an output power with an output voltage. The power controller has a compensation circuit, an adaptation circuit, and an ON-time controller. By comparing the output voltage and a target voltage, the compensation circuit generates a compensation signal. The adaptation circuit provides an adapted compensation signal in response to an ON time of the power switch, a discharge time of the inductive device, and the compensation signal. Based on the adapted compensation signal, the ON-time controller determines the ON time of the power switch. The adaptation circuit makes the ON time, the compensation signal, the discharge time, and the adapted compensation signal fit a predetermined correlation.
In embodiment the one of invention, the predetermined correlation enables an average input current of the inductive device about proportional to the line voltage of a line power, especially when the PFC power converter operates in a discontinuous conduction mode (DCM), no matter how much an OFF time of the power switch is longer than the discharge time of the inductive device. Accordingly, the PFC power converter is expected to have excellent PF.
Bridge rectifier 102 performs full-wave rectification to AC line power VAC, and provides line-voltage signal VLIN at input power line LIN while the voltage at ground line GND is deemed to be 0V.
Connected in series between input power line LIN and ground line GND are primary winding LP, power switch 104 and current-sense resistor 106. By turning ON and OFF power switch 104, power controller 108 controls inductor current ILIN flowing through primary winding LP. Current-sense resistor 106 provides to power controller 108 current-sense signal VCS, which can represent inductor current ILIN when power switch 104 is turned ON to act as a short circuit.
Power controller 108 uses driving signal SDRV to turn ON and OFF power switch 104. The time period when power switch 104 is turned ON to act as a short circuit is referred to as an ON time TON. In the opposite, the time period when it is turned OFF to act as an open circuit is referred to as an OFF time TOFF. A switching cycle TCYC consists of an ON time TON and an OFF time TOFF, as shown in
During an ON time TON, primary winding LP energizes, inductor current ILIN and current-sense signal VCS increasing linearly overtime. During an OFF time TOFF, current-sense signal VCS stays at about 0V because power switch 104 acts as an open circuit. During an OFF time TOFF, inductor current ILIN decreases linearly overtime to release to output power VOUT energy that primary winding LP stores until inductor current ILIN reaches OA. Discharge time TDIS of primary winding LP refers to the time period from the end of an ON time TON to the moment when inductor current ILIN reaches about OA. For some embodiments, discharge time TDIS may refer to the time period from the end of an ON time TON to moment tD shown in
During an ON time TON, node voltage VAUX is about a negative constant reflecting the value of line-voltage signal VLIN. Nevertheless, node voltage VAUX turns to be about a positive constant as shown by plateau PLAT in
Compensation circuit 162 compares output voltage VOUT with a predetermined target voltage, to provide compensation signal VCOMP. For instance, compensation circuit 162 might have a transconductor comparing feedback voltage VFB at feedback node FB with 2.5 volt, to charge or discharge compensation capacitor CCOM and accordingly adjust compensation signal VCOMP at compensation node COMP. In one embodiment of the invention, compensation signal VCOMP is higher when the load output power VOUT supplies power to is a heavy load than it is when the load is a light load. As feedback signal VFB is generated by dividing output voltage VOUT by resistors RA and RB, compensation circuit 162 equivalently compares output voltage VOUT with a predetermined target voltage, which corresponds to the value of output voltage VOUT when feedback voltage VFB is 2.5 volt.
Adaptation circuit 164, in response to driving signal SDRV, discharge signal SDIS, and compensation signal VCOMP, generates adapted compensation signal VCOMP-A. Driving signal SDRV provides information of an ON time TON, and discharge signal SDIS the information of discharge time TDIS. Adaptation circuit 164 makes compensation signal VCOMP, adapted compensation signal VCOMP-A, an ON time TON, and discharge time TDIS fit a predetermined correlation, as expressed in the following equation (I),
VCOMP-A=KA*VCOMP*TCYC/(TON+TDIS) (I),
Where KA is a constant, and TON, TDIS, and TCYC are the lengths of an ON time TON, discharge time TDIS, and a switching cycle TCYC. It will be detailed later that equation (I) causes PFC power converter 100 to have excellent PF when operating in DCM.
Multiplier 168 multiplies adapted compensation signal VCOMP-A by input signal VMULT, to generate current-limiting signal VLIMIT, where input signal VMULT is generated by resistors RC and RD dividing line-voltage signal VLIN. Equivalently, current-limiting signal VLIMIT is generated by multiplying line-voltage signal VLIN by adapted compensation signal VCOMP-A. For example, equation (II) below demonstrates a relationship of current-limiting signal VLIMIT, adapted compensation signal VCOMP-A, and line-voltage signal VLIN.
Where Km and KM are two constants. Based on equation (I), adapted compensation signal VCOMP-A in equation (II) can be replaced, and equation (II) can be rewritten as
VLIMIT=KO*VLIN*VCOMP*TCYC/(TON+TDIS) (III),
where KO is another constant related to KM and KA.
ON-time controller 172 controls length TON of an ON time TON. For example, ON-time controller 172 might have a comparator comparing current-limiting signal VLIMIT with current-sense signal VCS, and when current-sense signal VCS is found to exceed current-limiting signal VLIMIT, ON-time controller 172 signals SR flipflop 170 to make diving signal SDRV “0” in logic, turning OFF power switch 104 and ending an ON time TON. Current-sense signal VCS returns back to 0V when power switch 104 is turned OFF. In other words, ON-time controller 172 makes peak VPEAK Of current-sense signal VCS substantially equal to current-limiting signal VLIMIT. Derivable from
OFF-time controller 166 controls length TOFF of an OFF time TFF. In one embodiment of the invention, OFF-time controller 166 detects node voltage VAUX of auxiliary winding LA, via resistor RE and node ZCD, where ZCD stands for zero-current-detection. Please refer to both
ISR*TCYC=IDR*(TON+TDIS) (IV).
The following equation (V) can be derived by replacing currents ISR and IDR in equation (IV) with compensation signal VCOMP and adapted compensation signal VCOMP-A.
VCOMP-A=(K1/K2)*VCOMP*TCYC/(TON+TDIS) (V).
K1/K2 in equation (V) can be designed to be constant KA in equation (I), so adaptation circuit 164 in
PFC power converter 100 can have excellent PF if it operates in DCM, and makes average current ILIN-AVG of inductor current ILIN proportional to line-voltage signal VLIN.
As mentioned before, peak VPEAK is about current-limiting signal VLIMIT, and current-limiting signal VLIMIT can be replaced based on equation (III). Therefore, the expression of average current ILIN-AVG in equation (VI) can be rewritten as
Where KT is another constant correlated with constant KO and resistance R106. It is obviously indicated in equation (VII) that average current ILIN-AVG is proportional to line-voltage signal VLIN, and the ratio of average current ILIN-AVG to line-voltage signal VLIN is determined by compensation signal VCOMP. Accordingly, PFC power converter 100 can have excellent PF when operating in DCM.
When the load of PFC power converter 100 is in a light condition or a no-load condition, the introduction of blanking time TBLNK can cause PFC power converter 100 to operate in DCM, and enjoy reduced switching loss because of the reduced switching frequency. Even if discharge time TDIS is much shorter than an OFF time TOFF, it is demonstrated that PFC power converter 100 still can have excellent PF.
While the invention has been described by way of examples and in terms of preferred embodiments, it is to be understood that the invention is not limited thereto. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.
This application claims priority to and the benefit of U.S. provisional Application No. 63/286,527 filed on Dec. 6, 2021, which is incorporated by reference in its entirety.
Number | Name | Date | Kind |
---|---|---|---|
10298116 | Gritti et al. | May 2019 | B2 |
10666153 | Chen | May 2020 | B2 |
20120224397 | Yeh | Sep 2012 | A1 |
20140043866 | Zhao | Feb 2014 | A1 |
20160248323 | Gritti et al. | Aug 2016 | A1 |
20210367507 | Deng | Nov 2021 | A1 |
20230170781 | Chou | Jun 2023 | A1 |
20230344356 | Lu | Oct 2023 | A1 |
20240072672 | Chen | Feb 2024 | A1 |
Number | Date | Country | |
---|---|---|---|
20230179089 A1 | Jun 2023 | US |
Number | Date | Country | |
---|---|---|---|
63286527 | Dec 2021 | US |