This invention relates generally to power conversion and, more specifically, to multi-level inverter modulation.
Voltage source inverters are utilized in AC motor drive, utility interface, and an uninterruptible power supply (“UPS”) applications as a means for converting DC to AC electrical power. A traditional voltage source inverter generates a low frequency output voltage with controllable magnitude and frequency by programming high-frequency voltage pulses. The high frequency voltage pulses open and close switches to expose a load to pulses of DC current. An inverter of this type is said to be using pulse width modulation (“PWM”). Timing, duration, and voltage of the pulses simulate the peaks and troughs of traditional sinusoidal alternating current. Where the load has an inherent inductive nature, such as windings of a motor, the pulses approximate the sinusoid without significant high frequency harmonics.
To handle larger and larger input voltages, larger switching transformers are needed. Where silicon fabrication has not kept up with the need for greater power, a multi-level inverter topology has arisen. The topology equally divides two input voltage sources, thereby allowing twice the total voltage at the output for the same capacity transistor. The inverter was further refined for applications that do not have divided input voltage sources to have instead a series connected capacitor bank defining a neutral point-clamped multi-level voltage source inverter.
The three-level voltage source inverter is one of the most popular topologies for three-phase three-level voltage source inversion. The advantages of the three-level voltage source inverter are:
The literature recognizes certain drawbacks, as well, in the three-level voltage source inverter. Such inverters require complex control circuitry, each of the redundant switches add to the price of the voltage source inverter, and the charge at the mid point between the two DC linking capacitors can accumulate when switching is not balanced.
Due to improvements of fast-switching power semiconductor devices and machine control algorithms, high performance PWM dc-ac inverters find a growing interest. Among requirements of PWM inverters, full utilization of the dc bus voltage is extremely important to achieve maximum output torque under all operating conditions for synchronous motor drive applications. With a voltage source inverter, the output voltage is bounded by dc link voltage in the form of hexagon. When a reference voltage vector exceeds the hexagon boundary, the reference voltage cannot be applied to the motor. This state of exceeding the hexagon boundary is referred to as ‘overmodulation’. When an inverter operates in continuous overmodulation mode at high speed, inverter output voltage contains substantial sub-carrier frequency harmonics. As a result, drive performance degrades considerably.
Though fundamental component voltage gain and current waveform characteristics in the overmodulation region are well improved, these schemes are suitable only for an open loop (volts-per-hertz) controlled synchronous motor drive, not a vector-controlled synchronous motor drive.
Vector controlled permanent magnet synchronous motor drive requires closed loop current control with fast dynamic characteristics. Although the performance of current PWM inverters meets the requirement within the voltage boundary, in the overmodulation region the drive performance significantly degrades and the bandwidth of the regulator is shrunk. Therefore, the designed performance of current PWM inverters is guaranteed only in the linear modulation region. When inverter enters continued overmodulation region, the rotor flux should be weakened to reduce induced back-electromotive force voltage. It is, however, difficult to weaken rotor flux sufficiently in the transient state such as reference change, load disturbance, and sudden drop of utility voltage. This is because this transient state is much shorter than the rotor time constant in general. Therefore, in this case, a proper dynamic overmodulation scheme should be implemented because the modulation scheme determines the dynamic performance of the motor drive.
There is then an unmet need in the art for a proper dynamic overmodulation scheme for a three-level inverter.
A method for driving a neutral point-clamped multi-level voltage source inverter supplying a synchronous motor is provided. A DC current is received at a neutral point-clamped multi-level voltage source inverter. The inverter has first, second, and third output nodes. The inverter also has a plurality of switches. A desired speed of a synchronous motor connected to the inverter by the first second and third nodes is received by the inverter. The synchronous motor has a rotor and the speed of the motor is defined by the rotational rate of the rotor. A position of the rotor is sensed, current flowing to the motor out of at least two of the first, second, and third output nodes is sensed, and predetermined switches are automatically activated by the inverter responsive to the sensed rotor position, the sensed current, and the desired speed.
The preferred and alternative embodiments of the present invention are described in detail below with reference to the following drawings.
a shows a hexagonal geography resulting from phase angle mathematics;
b is a hexagonal overlay of a state diagram of the rotor depicting the sector;
c is a comparison of current trajectory with and without the driving method for the three-level voltage inverter; and
By way of overview, a method for driving a neutral point-clamped three-level voltage source inverter supplying a synchronous motor is provided. A DC current is received at a neutral point-clamped three-level voltage source inverter. The inverter has first, second, and third output nodes. The inverter also has a plurality of switches. A desired speed of a synchronous motor connected to the inverter by the first second and third nodes is received by the inverter. The synchronous motor has a rotor and the speed of the motor is defined by the rotational rate of the rotor. A position of the rotor is sensed, current flowing to the motor out of at least two of the first, second, and third output nodes is sensed, and predetermined switches are automatically activated by the inverter responsive to the sensed rotor position, the sensed current, and the desired speed.
Referring to
A phase circuit 20 for Phase (Φ) A, a phase circuit 40 for ΦB, and a phase circuit 60 for ΦC are connected in parallel with each other. Each of the phase circuits 20, 40, and 60 are electrically connected to the positive node 11, the neutral point 14, and the negative node 17. For each phase, ΦA, ΦB, and ΦC in turn, first output terminals 37a, 37c, and 37e are paired with second output terminals 37b, 37d, and 37f to feed current to the synchronous motor.
The phase circuit 20 includes a switch 45a with a drain terminal 22 and a source terminal 24. The drain terminal 22 is connected to the positive node 11. A clamping diode 25a is connected across the drain terminal 22 and the source terminal 24. The source terminal 24 is connected to a drain terminal 26 and the source terminal 28. A clamping diode 21a is connected between the neutral point 14 and the drain terminal 26. The source terminal 28 is connected at an output node 30 to a drain terminal 32 of a switch 43b that also has a source terminal 34. A sensor 39a is also connected to the output node 30. A clamping diode 23b is connected across the source terminal 34 and the output node 30. A clamping diode 21b is connected between the neutral point 14 and the source terminal 34. The source terminal 34 is connected to the drain terminal 36 of a switch 45b that also has a source terminal 38 that is connect to the negative node 17. A clamping diode 25b and across the drain terminal 36 and the source terminal 38. The clamping diodes 21a, 23a, and 25a maintain voltage across the switches 43a and 45a within a voltage of the capacitor 13. The clamping diode's 21b, 23b, and 25b maintain fold state across the switches 43b and 45b within a voltage of the capacitor 15.
The phase circuit 40 includes a switch 45c with a drain terminal and a source terminal 44. The drain terminal 42 is connected to the positive node 11. A clamping diode 25c is connected across the drain terminal 42 and the source terminal 44. The source terminal 44 is connected to a drain terminal 46 and the source terminal 48. A clamping diode 21c is connected between the neutral point 14 and the drain terminal 46. The source terminal 48 is connected at an output node 50 to a drain terminal 52 of a switch 43d that also has a source terminal 54. A sensor 39b is also connected to the output node 50. A clamping diode 23d is connected across the source terminal 54 and the output node 50. A clamping diode 21d is connected between the neutral point 14 and the source terminal 54. The source terminal 54 is connected to the drain terminal 56 of a switch 45d that also has a source terminal 58 that is connected to the negative node 17. A clamping diode 25d and across the drain terminal 56 and the source terminal 58. The clamping diodes 21c, 23c, and 25c maintain voltage across the switches 43c and 45c within a voltage of the capacitor 13. The clamping diode's 21d, 23d, and 25d maintain fold state across the switches 43d and 45d within a voltage of the capacitor 15.
The phase circuit 60 includes a switch 45e with a drain terminal 62 and a source terminal 64. The drain terminal 62 is connected to the positive node 11. A clamping diode 25e is connected across the drain terminal 62 and the source terminal 64. The source terminal 64 is connected to a drain terminal 66 and the source terminal 68. A clamping diode 21e is connected between the neutral point 14 and the drain terminal 66. The source terminal 68 is connected at an output node 70 to a drain terminal 72 of a switch 43f that also has a source terminal 74. A sensor 39c is also connected to the output node 70. A clamping diode 23f is connected across the source terminal 74 and the output node 70. A clamping diode 21f is connected between the neutral point 14 and the source terminal 74. The source terminal 74 is connected to the drain terminal 76 of a switch 45f that also has a source terminal 78 that is connected to the negative node 17. A clamping diode 25f and across the drain terminal 76 and the source terminal 78. The clamping diodes 21e, 23e, and 25e maintain voltage across the switches 43e and 45e within a voltage of the capacitor 13. The clamping diode's 21f, 23f, and 25f maintain fold state across the switches 43f and 45f within a voltage of the capacitor 15.
Referring to
At a block 63, the current sensors 39a, 39b, and 39c (
At a block 67, position of the rotor within the motor is sensed. The position of the rotor is suitably sensed with an acceptable precision generally within a tenth of a degree without limitation, depending upon the steepness of the anticipated current curve at the rotor position. Those skilled in the art are familiar with several means of sensing the position of the rotor.
At a block 69, the inverter 10 (
Once the sector is determined, the switches, which must be activated to extract a maximum amount of energy remaining in the inverter, are also determined. At a block 71, the sector defines the switching pattern necessary to effect this extraction. In one preferred embodiment, the inverter uses a “look-up” table to quickly select the switches to best drive the motor to the desired state. Those skilled in the art will readily appreciate that the same effect can be achieved with Boolean switching networks, PPL chips, and the like. At a block 73, the inverter 10 activates the necessary switches as derived at the block 71.
When the switches have been appropriately activated, the inverter 10 continues to sense the current and the rotor position according to the blocks 63 and 67, respectively. If the motor has reached the desired state according to the sensed current and rotor position and speed, the inverter 10 returns to normal pulse width modulated operation. If not, the method returns to the block 63.
Referring to
A sensor 31 measures the angle of the rotor in order to compare the anticipated current state to the instantaneous current state. Additionally, by receiving the rotational position of the rotor from moment to moment a processor 53 advantageously tracks the speed of the rotor. In steady-state operation, the processor 53 independently triggers each of the switches 43a, b, c, d, e, and f, and the switches 45a, b, c, d, e, and f, in turn, to produce the progression of the phase (and therefore the rotor position) through the whole of each cycle. When the desired state changes, the processor 53 activates the switches 43a, b, c, d, e, and f, and the switches 45a, b, c, d, e, and f, according to the sensed current at the nodes 39a, b, and c and the sensed rotor position. To aid the processor 53 in the selection of the appropriate switches, the processor 53 refers to a memory configured as a look-up table 55, looking up switching sequences according to the method 160 (FIG. 2).
Referring to
Defining the magnetizing current as
and dynamics system state as x=[Ldĩd,Lqiq]T and control variable as u=[vd,vq]T, the PMSM dynamic equations, with winding resistance R neglected, are
Under the hexagonal voltage constraint, there exists an optimal transition from the initial flux linkage vector x(0)=[Ldĩd(0),Lqiq(0)]T to the desired flux linkage vector x(tf)=[Ldĩd(tf),Lqiq(tf)]T This time-optimal control theory method 160 described in
Considering the described response to a requested change of state as a patched response,
While the preferred embodiment of the invention has been illustrated and described, as noted above, many changes can be made without departing from the spirit and scope of the invention. Accordingly, the scope of the invention is not limited by the disclosure of the preferred embodiment. Instead, the invention should be determined entirely by reference to the claims that follow.
This invention was made with Government support under contract number DE-PS36-97G00231 awarded by the Department of Energy. The government has certain rights in this invention.
Number | Name | Date | Kind |
---|---|---|---|
5355297 | Kawabata et al. | Oct 1994 | A |
5910892 | Lyons et al. | Jun 1999 | A |
6031738 | Lipo et al. | Feb 2000 | A |
6058031 | Lyons et al. | May 2000 | A |
6262904 | Meynard et al. | Jul 2001 | B1 |
6362586 | Naidu | Mar 2002 | B1 |
6534949 | Szczesny et al. | Mar 2003 | B1 |
6590361 | Walters et al. | Jul 2003 | B1 |
6639371 | Walters et al. | Oct 2003 | B1 |
Number | Date | Country |
---|---|---|
2001231263 | Aug 2001 | JP |
2001268936 | Sep 2001 | JP |
Number | Date | Country | |
---|---|---|---|
20040124805 A1 | Jul 2004 | US |