Patent Grant
10855180
The present disclosure generally relates to devices and techniques for controlling voltage regulation.
DC-to-DC voltage regulators generally regulate an input DC voltage to produce an output DC voltage with a stable DC level. Examples of DC-to-DC voltage regulators include linear regulators, switching regulators, etc. The impedance of a linear regulator generally varies with the load on the regulator, resulting in a substantially constant output voltage. Switching regulators generally perform DC-to-DC voltage conversion and regulate the converted DC voltage to produce an output voltage with a stable DC level. DC-to-DC voltage conversion involves converting a DC input voltage into an output voltage with a different DC level. The DC-to-DC voltage conversion circuit of a switching DC-to-DC voltage regulator generally includes a plurality of switching devices. e.g., one or more field effect transistors (FETs), or, in the alternate, one or more FETs in combination with one or more diodes. The switching devices generally operate to provide a signal (e.g., a modulated square wave signal) that can swing from a first rail. e.g., a high supply, VH, to a second rail, e.g., a low supply (ground), VL, or to a voltage in between. The voltage regulation circuit of a switching DC-to-DC voltage regulator generally includes a filter. The filter provides a DC or substantially DC output voltage by smoothing the signal provided by the switching device(s).
D=T1/(T1+T2).
A filter including, for example, an inductor(s) 16 (L) and output capacitor(s) 18 (COUT) are provided downstream of the node 11, to filter out the signal generated at node 11 and thereby produce a substantially DC output voltage (VOUT).
Conventionally, according to the prior art, a DC-to-DC voltage regulator could be divided amongst a number of integrated circuits. For example, the controller 15 could be on one chip or die, each power FET 12, 14 could be on a separate chip or die or on separate oxide layers on the same chip, and another chip or die might have been provided to drive the FETs 12, 14. Alternatively, all of the components could be integrated on a single chip.
Multi-stage or cascading DC-to-DC voltage regulators can be implemented using circuits in which the output voltage of a first voltage regulator becomes the input voltage of a second voltage regulator. An illustrative two-stage regulator 20 is shown in
It has been common practice in the field of DC to DC voltage regulation to power digital or primarily digital integrated circuits (ICs) and system on chip devices (SoCs) with external Point-of-Load (PoL) discrete regulators. These PoL regulators typically consume significant board space, have slow response times, are expensive, and/or can be difficult to coordinate and control. These problems can be alleviated, at least in part, by integrating voltage regulators into ICs or SoCs (e.g., inside the packages in multi-chip implementations or directly into the chips that the voltage regulators power. However, integrating regulators into ICs or SoCs can be challenging, because many ICs and SoCs have stringent design budgets (e.g., for chip size, manufacturing cost, etc.), operating budgets (e.g., for power consumption, heat dissipation, etc.), and/or performance requirements (e.g., for efficiency, etc.). Thus, there is a need for small, low-cost voltage regulators that can be integrated into ICs or SoCs and can operate with high efficiency, lower power consumption, and low heat dissipation.
From a technical standpoint, it would be advantageous, at least for some applications, to use a multi-stage voltage regulator capable of performing dynamic voltage scaling (DVS), and to place the regulator on chip with the regulator's load. Compared to single-stage voltage regulators, multi-stage voltage regulators may provide better tradeoffs among regulator characteristics, including size, speed, battery life, power consumption, heat dissipation, and efficiency. Some performance metrics (e.g., speed, efficiency, power consumption, and/or heat dissipation) can be further improved by using voltage regulators that perform dynamic voltage scaling (DVS). Placing the regulator on chip with the regulator's load constraints otherwise imposed by inter-chip communication, and/or enable the regulator to respond more quickly to changes in the system it is powering.
However, many designers and producers of ICs and SoCs lack the expertise needed to design high-quality voltage regulators. In theory, such chip-makers could license voltage regulator designs from voltage regulator designers, and embed those voltage regulator designs into their chips. However, many chip-makers are unwilling to pay royalties for voltage regulator designs because the payment of royalties can reduce the profit margins for their chips. Thus, there is a need for a voltage regulator that not only has the above-described characteristics, but also can be integrated into ICs or SoCs in a way that is satisfactory to both the chip-maker and the vendor of the voltage regulator (e.g., in a way that compensates voltage regulator vendors for the value of their designs, without including the cost of voltage regulator design royalties in the cost of the chip-maker's chip).
The inventors have recognized and appreciated that a multi-stage voltage regulator can include at least one stage placed on chip with the load controlled by the voltage regulator, and at least one stage placed off chip. The on-chip stage(s) may be relatively small, inexpensive, fast, and/or efficient, with relatively low power consumption and/or heat dissipation. The off-chip stage(s) may provide the voltage input to the on-chip stage(s). The voltage regulator may be designed such that on-chip stage(s) will not operate properly if the off-chip stage(s) fail to provide suitable authentication information.
The above-described voltage regulator design may permit voltage regulators to be integrated into ICs or SoCs in a way that is satisfactory to both the chip-makers and the voltage regulator vendors. In particular, a voltage regulator vendor may cheaply (or even freely) license the design of the on-chip stage(s) of the voltage regulator to a chip-maker, thereby ensuring that the voltage regulator does not significantly reduce the profit margins on the chip-maker's chips. The voltage regulator vendor can then sell chips implementing the off-chip stage(s) of the voltage regulator, thereby obtaining compensation for the voltage regulator design. Together, the off-chip stage(s) and the on-chip stage(s) may form a voltage regulator with the above-described characteristics.
According to an aspect of the present disclosure, a voltage regulation system is provided, comprising: one or more loads disposed on an integrated circuit, the one or more loads implemented in one or more respective voltage domains; a DC-to-DC voltage regulation device at least partially disposed on the integrated circuit, the voltage regulation device comprising: one or more voltage regulation modules configured to supply one or more voltage levels, respectively, to the one or more loads, and a controller configured to control the one or more voltage regulation modules; and a second device disposed external to the integrated circuit and comprising circuitry configured to communicate with the controller of the voltage regulation device, wherein the controller is configured to disable at least one of the one or more voltage regulation modules based on a determination that the second device is not suitable for use with the voltage regulation device.
In some embodiments, the controller is further configured to enable at least one of the one or more voltage regulation modules based on a determination that the second device is suitable for use with the voltage regulation device. In some embodiments, the controller is further configured to disable at least one of the one or more voltage regulation modules within a predetermined time after startup of the voltage regulation device unless the controller determines that the second device is suitable for use with the voltage regulation device within the predetermined time. In some embodiments, the controller is configured to determine whether the second device is suitable for use with the voltage regulation device by: receiving data from the second device; and determining, based on the data, whether the second device is authentic. In some embodiments, the second device further comprises one or more voltage regulation modules configured to supply one or more intermediate voltage signals to the integrated circuit. In some embodiments, the controller is further configured to control at least one of the one or more voltage regulation modules of the second device to regulate the one or more intermediate voltage signals supplied by the one or more voltage regulation modules of the second device. In some embodiments, the controller is further configured to determine, based on the one or more intermediate voltage signals, whether the controller is controlling at least one of the one or more voltage regulation modules of the second device. In some embodiments, the one or more intermediate voltage signals supplied by the one or more voltage regulation modules of the second device provide power to the controller.
According to another aspect of the present disclosure, an apparatus is provided, comprising: circuitry configured to communicate with a DC-to-DC voltage regulation device, wherein the voltage regulation device is at least partially disposed on an integrated circuit and the circuitry is disposed external to the integrated circuit, wherein the voltage regulation device includes: one or more voltage regulation modules configured to supply one or more voltage levels, respectively, to one or more loads disposed on the integrated circuit and implemented in one or more respective voltage domains, and a controller configured to control the one or more voltage regulation modules, wherein the controller is configured to disable at least one of the one or more voltage regulation modules based on a determination that the circuitry is not suitable for use with the voltage regulation device.
According to another aspect of the present disclosure, a system having multi-stage DC to DC voltage regulation is provided, the system comprising: one or more loads disposed on an integrated circuit, the one or more loads implemented in one or more respective voltage domains; a first voltage regulation stage disposed external to the integrated circuit, the first voltage regulation stage comprising one or more first voltage regulation modules configured to supply an intermediate voltage to the integrated circuit; and a second voltage regulation stage at least partially disposed on the integrated circuit, the second voltage regulation stage comprising one or more second voltage regulation modules configured to use the intermediate voltage to supply one or more voltage levels, respectively, to the one or more loads, wherein the second voltage regulation stage further comprises a controller configured to control the one or more second voltage regulation modules, and wherein the controller is further configured to control at least one of the one or more first voltage regulation modules to regulate the intermediate voltage supplied by the one or more first voltage regulation modules.
In some embodiments, the first voltage regulation stage is configured to provide data to the second voltage regulation stage, wherein the second voltage regulation stage is configured to determine, based at least in part on the data, whether the first voltage regulation stage is authentic, and wherein the second voltage regulation stage is configured to determine whether the first voltage regulation stage is suitable for use with the second voltage regulation stage based at least in part on the determined authenticity of the first voltage regulation stage. In some embodiments, the controller is configured to determine, based on the intermediate voltage, whether the controller is controlling at least one of the one or more first voltage regulation modules of the first voltage regulation stage. In some embodiments, the controller is configured to disable the one or more second voltage regulation modules based on a determination that the first voltage regulation stage is not suitable for use with the second voltage regulation stage. In some embodiments, the second voltage regulation stage is configured to disable the one or more second voltage regulation modules within a predetermined time after startup of the second voltage regulation stage unless the second voltage regulation stage determines that the first voltage regulation stage is suitable for use with the second voltage regulation stage within the predetermined time. In some embodiments, the controller is configured to enable the one or more second voltage regulators based on a determination that the first voltage regulation stage is suitable for use with the second voltage regulation stage. In some embodiments, the second voltage regulation stage is configured to use the intermediate voltage supplied by the first voltage regulation stage to provide power to the controller. In some embodiments, the controller is configured to control at least one of the one or more second voltage regulation modules to perform dynamic voltage scaling.
According to another aspect of the present disclosure, a device is provided, comprising: a first voltage regulation stage including one or more first DC-to-DC voltage regulation modules configured to supply an intermediate voltage to a second voltage regulation stage, wherein the second voltage regulation stage is at least partially disposed on an integrated circuit and the first voltage regulation stage is disposed external to the integrated circuit, wherein the second voltage regulation stage includes: one or more second DC-to-DC voltage regulation modules configured to use the intermediate voltage to supply one or more voltage levels, respectively, to one or more loads disposed on the integrated circuit and implemented in one or more respective voltage domains, and a controller configured to control the one or more second voltage regulation modules, and wherein the first voltage regulation stage is configured to permit the controller to control at least one of the one or more first voltage regulation modules to regulate the intermediate voltage supplied by the one or more first voltage regulation modules.
The accompanying drawings are not intended to be drawn to scale. In the drawings, each identical or nearly identical component that is illustrated in various figures is represented by a like numeral. For purposes of clarity, not every component may be labeled in every drawing. In the drawings:
Exemplary embodiments of multi-stage DC to DC voltage regulators (or converters) 30 are shown in
The first, off-chip stage 40 may be disposed external to a chip (e.g., an IC or SoC), while the second stage may be integrated into the chip. The off-chip stage 40 may perform voltage regulation on a signal provided by a power source 60 to provide an intermediate output voltage 41. The first, off-chip stage 40 and the second, on-chip stage 50 are in communication (e.g., electrical communication, electromagnetic communication, etc.) such that the voltage input 51 to the second, on-chip voltage regulation stage 50 depends on the output voltage 41 from the first, off-chip voltage regulation stage 40. In some embodiments, the first, off-chip voltage regulation stage 40 includes a voltage regulator 49, and the second, on-chip voltage regulation stage 50 includes one or more voltage regulator(s) 55. The voltage regulator(s) 55 may provide output voltage(s) 62 to corresponding load(s) 65. Each load 65 may comprise any suitable circuit and/or device, including, without limitation, digital and/or analog circuitry implementing a function, a radio-frequency (RF) circuit, micro-processor, micro-processor core, micro-controller, field-programmable gate array (FPGA), digital application-specific integrated circuit (ASIC), memory, and/or any other circuit powered by a substantially DC voltage.
The first, off-chip stage 40 and the second, on-chip stage 50 may communicate with each other via one or more communication lines (58, 59). In some embodiments, based on such communication, the on-chip stage 50 determines whether the off-chip stage 40 is a suitable component of a multi-stage converter 30. In some embodiments, the on-chip stage 50 determines the suitability of the off-chip stage 40 based, at least in part, on an authentication protocol. In some embodiments, the authentication protocol involves a handshake between the off-chip stage 40 and the on-chip stage 50. In some embodiments, the authentication protocol involves the off-chip stage 40 providing authentication data (e.g., one or more security tokens, security credentials, any data suitable for identifying the off-chip stage 40 and/or for determining the authenticity of off-chip stage 40, etc.) to the on-chip stage 50, and the on-chip stage 50 attempting to verify the authentication data. In some embodiments, the authentication data and/or some or all of the communications that implement the authentication protocol may be encrypted. If the on-chip stage 50 is unable to verify the authenticity of the off-chip stage 40, the on-chip stage 50 may determine that the off-chip stage 40 is not a suitable component of a multi-stage converter 30. An off-chip stage 40 may be referred to as “authentic” if the on-chip stage 50 has verified the authenticity of the off-chip stage 40, and/or if the off-chip stage 40 is capable of successfully completing the authentication protocol.
In some embodiments, the off-chip stage 40 implements a “handoff” functionality whereby the on-chip stage 50 may control the voltage regulator 49 of the off-chip stage 40 to regulate the intermediate voltage provided to on-chip stage 50 by off-chip stage 40. In some embodiments, the off-chip stage 40 may transmit a signal (e.g., a secure “enable signal”) to the on-chip stage 50, thereby indicating that the off-chip stage 40 is ready for the on-chip stage 50 to take control of voltage regulator 49. The on-chip stage 50 may communicate with the off-chip stage 40 via the communication line(s) (58, 59) to control voltage regulator 49. In some embodiments, on-chip stage 50 may determine whether it has successfully taken control of voltage regulator 49 based, at least in part, on the intermediate voltage signals provided by off-chip stage 40 in response to control signals provided by on-chip stage 50. If the off-chip stage 40 does not implement the above-described “handoff” functionality (e.g., does not transmit a suitable “enable signal”, and/or does not respond as expected to the on-chip stage's control signals), the on-chip stage 50 may determine that the off-chip stage 40 is not a suitable component of a multi-stage converter 30. In some embodiments, the on-chip stage 50 determines whether the off-chip stage 40 is suitable based, at least in part, on whether the off-chip stage 40 implements the handoff functionality, and/or whether the on-chip stage 50 is able to successfully take control of voltage regulator 49. Additionally and/or in the alternative, the on-chip stage 50 may determine whether the off-chip stage 40 is suitable based, at least in part, on an authentication protocol.
If the on-chip stage 50 determines that the off-chip stage 40 is unsuitable (e.g. if the on-chip stage 50 fails to authenticate the off-chip stage 40, and/or fails to take control of the off-chip stage 40), the on-chip stage 50 may disable the voltage regulator(s) 55, the off-chip stage 40, and/or the off-chip voltage regulator 49. When any or all of these components are disabled, the voltage regulator(s) 55 may not perform DC-to-DC voltage regulation, and/or may not provide regulated voltage signal(s) 62 to the corresponding load(s) 65. Disabling the voltage regulator(s) 55 may comprise de-activating the voltage regulator(s) 55 (e.g., terminating DC-to-DC voltage regulation by the voltage regulator(s)), preventing activation of the voltage regulator(s) 55 (e.g., preventing the voltage regulator(s) 55 from initiating DC-to-DC voltage regulation), adapting the voltage regulator(s) 55 to output signal(s) other than the regulated voltage signal(s), and/or any other act that results in the voltage regulator(s) failing to provide the expected voltage level(s) to the load(s) 65. By contrast, if the on-chip stage 50 determines that the off-chip stage 40 is suitable (e.g., if the on-chip stage 50 authenticates the off-chip stage 40 and/or takes control of the off-chip stage 40), the on-chip stage 50 may enable the voltage regulator(s) 55 to perform voltage regulation on the intermediate voltage provided by the first, off-chip stage 40, and to provide the regulated voltage signal(s) 62 to the corresponding load(s) 65.
The on-chip stage 50 may include a master controller 57. In some embodiments, the master controller 57 handles communication between the on-chip stage 50 and the off-chip stage 40 on behalf of the on-chip stage 50. For example, the master controller 57 may handle communication relating to authenticating off-chip stage 40, communication relating to handing off control of off-chip stage 40 to on-chip stage 50, and/or communication relating to on-chip stage 50 controlling voltage regulator 49. In some embodiments, the on-chip stage's master controller 57 may communicate with a regulator controller and/or communication circuitry associated with off-chip stage 40, which may handle communication between the off-chip stage 40 and the on-chip stage 50 on behalf of the off-chip stage 40. Regulator controllers and communication circuitry for off-chip stage 40 are described in further detail below.
In some embodiments, off-chip stage 40 includes a controller operable to control voltage regulator 49 (e.g., to control the drivers and power FETs of voltage regulator 49 in embodiments where voltage regulator 49 comprises a switching regulator). For the embodiments in which voltage regulator 49 of the off-chip stage 40 can be controlled by the on-chip stage 50, the off-chip controller may perform a bootstrapping function. In particular, the off-chip controller may control voltage regulator 49 to provide power to the on-chip stage 50 or portions thereof, including master controller 57. When sufficient power is provided by voltage regulator 49, master controller 57 may take control of voltage regulator 49 and/or the off-chip controller. In some embodiments, when master controller 57 takes control of voltage regulator 49, the master controller bypasses the off-chip controller. Alternatively, when master controller 57 takes control of voltage regulator 49, the master controller also takes control of the off-chip controller, and uses the off-chip controller to assist in the process of controlling voltage regulator 49. The latter approach may reduce the size, cost, and/or complexity of the master controller 57. In some embodiments, the on-chip stage 50 comprises a sensing circuit that senses a level of the intermediate voltage supplied by the off-chip stage 40, and determines whether the intermediate voltage level is sufficient for the master controller 57 to control the voltage regulator 49 and/or off-chip controller to regulate the intermediate voltage. The sufficient voltage level may depend on process-specific, chip-specific, and/or application-specific parameters, and may be provided as inputs to the sensing circuit.
In some embodiments, the above-described process of handing off control of voltage regulator 49 to on-chip stage 50 may involve communication (e.g., completion of a handshaking protocol) between master controller 57 and the off-chip controller. In some embodiments, the same communication line(s) (58, 59) may be used for determining whether off-chip stage 40 is a suitable component of multi-stage voltage regulator 30 (e.g., for authentication), for handing off control of voltage regulator 49 to on-chip stage 50 (e.g., for handshaking), and/or for master controller 57 to control voltage regulator 49. In some embodiments, the communication for handing off control of voltage regulator 49 may follow a standard protocol for controlling power stages, while in others the signals could be inverted or encoded.
Referring to
In some embodiments, off-chip stage 40 also includes communication circuitry 45 that is in communication with the first stage controller 42 and a master controller 57 of the second, on-chip stage. Although this description describes a master controller 57 as a separate device, those of ordinary skill in the art can appreciate that a single controller may perform all or substantially all of the “controller” functions of first stage controller 42 and master controller 57, or that first stage controller 42 and master controller 57 may be separate elements. Communication circuitry 45 may or may not be combined physically with the first stage controller 42.
The master controller 57 is adapted to generate and transmit signals for controlling first voltage regulator 49 via communication line(s) (58, 59). These signals may include “handoff signals” (e.g., signals that form part of a protocol for handing off control of first voltage regulator 49), and/or “control signals” (e.g., signals that control the operation of first voltage regulator 49, including, but not limited to, signals that control the switching of the power FETs 44, 46). In some embodiments, the communication circuitry 45 receives the handoff signals and/or control signals, and relays those signals to the first stage controller 42. As will be discussed in greater detail below, the handoff signal(s) may form part of a handoff protocol whereby the second stage 50 takes control of the first voltage regulator 49 to regulate the intermediate voltage provided by first stage 40.
In some embodiments, the handoff signal(s) can be bidirectional and may be used to determine whether the first stage controller 42 is a suitable controller for the off-chip stage 40 of a multi-stage voltage regulator 30. In some embodiments, if the first stage controller 42 is not a suitable controller for the off-chip stage of a multi-stage voltage regulator 30, one or more of the voltage regulators 55 in the second stage 40 either do not start up at all or shut down shortly after the first stage controller 42 is determined to be unsuitable. In short, advantageously, the handoff signal(s) may be used to implement a protocol whereby the second stage 50 does not turn on or turns off shortly after turning on if a suitable first stage 40 is not being used. After receiving the handoff signal(s) from the master controller 57, the first stage controller 42 may no longer control voltage regulator 49 (e.g., no longer regulate the duty cycle of the power FETs 44, 46); rather, control signals (e.g., pulse-width modulated control signals) from the master controller 57 may control voltage regulator 49 (e.g., regulate the duty cycle of the power FETs 44, 46).
Turning now to the second stage 50, in some embodiments, secondary voltage regulation may be structured and arranged in a multi-core design that includes a plurality of on-chip voltage regulators 55a-55e (
With such a design, referring to
To enhance the performance of the system and/or to facilitate faster implementation of a design in multiple SOCs, which may be on different process nodes, implementing the second stage of the voltage regulator as well as control circuitry on more than one oxide can be advantageous. A designer can choose the oxide for the functions based on performance or design portability. For example the thickest oxide can withstand higher input voltages, however, it may not provide the best performance. Also, as processes migrate to finer geometries, design can be complicated by aspects of those processes. Thus, it may be easier for the design to be done and/or ported in a thicker oxide. More specifically, to provide multiple voltage domains on the SoC, each of the integrated voltage converters 55, and more particularly the switching devices 54, 56 operationally controlled by those voltage converters 55, may be disposed on the SoC on an oxide layer having a different thickness than any other oxide layer. Switching devices 44, 46 disposed on thicker oxide layers are generally slower than switching devices disposed on thinner oxide layers but can generally withstand higher voltages. As a result, switching devices 44, 46 on thicker oxide layers generally may be used in connection with relatively higher, more linear operating voltages that, hence, exhibit higher conversion loss. Thus, conventionally, switching devices 44, 46 on thicker oxide layers are more efficiently used for on/off (I/O) functions. Devices on thinner oxide layers, which exhibit lower conversion loss, e.g., via lower parasitic resistance and capacitance, may have lower operating voltages and, as a result, can be used for higher frequency switching.
Advantageously, a plurality of capacitors 64 each of which is electrically coupled to a corresponding load 65 that is integrated on the SoC may be disposed external to the SoC, e.g., on the board or in the package. In another implementation, there may be no capacitance off the SoC.
In other variations, secondary voltage regulation may include sensing circuitry that is adapted to sense a characteristic of the first stage 40. Examples of such characteristics may include a measurement of current associated with the first voltage regulator 49, an estimation of current associated with the first voltage regulator 49, a duty cycle associated with the power FETs 34, 36 of the first voltage regulator 49, and so forth. One function of the sensing circuitry may be to ascertain when at least one of the secondary voltage regulators 55 in the second stage 50 has enough voltage (or power) to operate and, moreover, to assume control of the power FETs 34, 36 of the first voltage regulator 49 for the purpose of regulating the intermediate voltage output 41 by the first stage 40. Referring to
Once a mid-rail regulator or other sensing device senses that it has enough head room to operate, the sensing device may signal the master controller 57 to generate handoff signals. The generated handoff signals may be transmitted to the communication circuitry 45 of the first stage 40. The effect of the handoff signals may be to implement a communication “handshake,” to alert the first stage controller 42 that the master controller 57 is powered sufficiently to assume control over the first stage controller 42 and, moreover, that, henceforth, the master controller 57 will send control signals to the first stage 40 to control the first voltage regulator 49. Accordingly, after the handoff, the master controller 57 of the second voltage regulation stage 50 may control the first voltage regulator 49 of the first stage 40 (e.g., the duty cycle of the power FETs 34, 36 of the first voltage regulator 49).
Some embodiments have been described in which all components of on-chip stage 50 are on-chip with the load(s) 65 powered by the output(s) of the voltage regulator(s) 55. In some embodiments, some components of on-chip stage 50 may be on-chip with the load(s), and other components may be off-chip. For example, in some embodiments the voltage regulator(s) 55 may be on-chip with their respective load(s) 65, and any other component of on-chip stage 50 may be on-chip or off-chip.
In some embodiments, master controller 57 and voltage regulator(s) 55 may be separate components, and in some embodiments, master controller 57 and voltage regulator(s) 55 (or portions thereof) may be integrated together. For example, in some embodiments master controller 57 and controller(s) 52 may be integrated together.
Having described an embodiment of a multi-stage DC-DC voltage regulator 30 and an integrated circuit having such a multi-stage voltage regulator 30, a method of regulating voltage on an integrated circuit having a plurality of circuits and devices 55a-55d (e.g., loads) integrated onto a SoC will now be described. In some embodiments, a method of regulating voltage to at least one load on an integrated circuit, wherein each load operates in a different voltage domain, includes providing at startup an intermediate voltage via a first voltage regulator that is not disposed on the integrated circuit; converting the intermediate voltage to a desired voltage for a corresponding voltage domain using at least one second voltage regulator disposed on the integrated circuit; sensing when there is sufficient voltage for a master controller disposed on the integrated circuit to control the first voltage regulator that is not disposed on the integrated circuit; and controlling the first voltage regulator to regulate the intermediate voltage using the master controller disposed on the integrated circuit. Although in describing the method, the steps are presented in a specific order, in actual implementation the order of the steps may be changed.
In some embodiments, the first voltage regulator powers the second voltage regulator(s) until the master controller associated with the second voltage regulator(s) has sufficient power to control the duty cycle of the first voltage regulator. Thus, controlling the first voltage regulator to regulate the intermediate voltage may include providing an enable signal to the first voltage regulator to signal the first voltage regulator that the controller disposed on the integrated circuit is controlling the first voltage regulator. Such a handoff, which occurs at some time after start up, transfers control of the switching, which is to say, for example, pulse width management and the on and off times of the switching devices, from the first voltage regulator to the second voltage regulator(s). Controlling the first voltage regulator may include using a measurement of an electrical characteristic (e.g., a current in the first voltage regulator), an estimated value of an electrical characteristic (e.g., a current in the first voltage regulator), and/or timing information of switching devices in the first voltage regulator as indicia to control the first voltage regulator and to regulate the intermediate voltage.
The method may also include performing dynamic voltage scaling on at least one circuit or discrete load disposed on the integrated circuit and adjusting an output voltage in response to a measurement of temperature and/or a measurement of current.
The phraseology and terminology used herein is for the purpose of description and should not be regarded as limiting.
The indefinite articles “a” and “an,” as used in the specification and in the claims, unless clearly indicated to the contrary, should be understood to mean “at least one.” The phrase “and/or,” as used in the specification and in the claims, should be understood to mean “either or both” of the elements so conjoined, i.e., elements that are conjunctively present in some cases and disjunctively present in other cases. Multiple elements listed with “and/or” should be construed in the same fashion, i.e., “one or more” of the elements so conjoined. Other elements may optionally be present other than the elements specifically identified by the “and/or” clause, whether related or unrelated to those elements specifically identified. Thus, as a non-limiting example, a reference to “A and/or B”, when used in conjunction with open-ended language such as “comprising” can refer, in one embodiment, to A only (optionally including elements other than B); in another embodiment, to B only (optionally including elements other than A); in yet another embodiment, to both A and B (optionally including other elements); etc.
As used in the specification and in the claims, “or” should be understood to have the same meaning as “and/or” as defined above. For example, when separating items in a list, “or” or “and/or” shall be interpreted as being inclusive, i.e., the inclusion of at least one, but also including more than one, of a number or list of elements, and, optionally, additional unlisted items. Only terms clearly indicated to the contrary, such as “only one of or “exactly one of.” or, when used in the claims, “consisting of,” will refer to the inclusion of exactly one element of a number or list of elements. In general, the term “or” as used shall only be interpreted as indicating exclusive alternatives (i.e. “one or the other but not both”) when preceded by terms of exclusivity, such as “either.” “one of,” “only one of,” or “exactly one of.” “Consisting essentially of,” when used in the claims, shall have its ordinary meaning as used in the field of patent law.
As used in the specification and in the claims, the phrase “at least one,” in reference to a list of one or more elements, should be understood to mean at least one element selected from any one or more of the elements in the list of elements, but not necessarily including at least one of each and every element specifically listed within the list of elements and not excluding any combinations of elements in the list of elements. This definition also allows that elements may optionally be present other than the elements specifically identified within the list of elements to which the phrase “at least one” refers, whether related or unrelated to those elements specifically identified. Thus, as a non-limiting example, “at least one of A and B” (or, equivalently, “at least one of A or B,” or, equivalently “at least one of A and/or B”) can refer, in one embodiment, to at least one, optionally including more than one, A, with no B present (and optionally including elements other than B); in another embodiment, to at least one, optionally including more than one, B, with no A present (and optionally including elements other than A); in yet another embodiment, to at least one, optionally including more than one. A, and at least one, optionally including more than one, B (and optionally including other elements); etc.
The use of “including,” “comprising,” “having,” “containing,” “involving,” and variations thereof, is meant to encompass the items listed thereafter and additional items.
Use of ordinal terms such as “first,” “second,” “third.” etc., in the claims to modify a claim element does not by itself connote any priority, precedence, or order of one claim element over another or the temporal order in which acts of a method are performed. Ordinal terms are used merely as labels to distinguish one claim element having a certain name from another element having a same name (but for use of the ordinal term), to distinguish the claim elements.
Various aspects of the present disclosure may be used alone, in combination, or in a variety of arrangements not specifically described in the foregoing, and the invention is therefore not limited in its application to the details and arrangement of components set forth in the foregoing description or illustrated in the drawings. For example, aspects described in one embodiment may be combined in any manner with aspects described in other embodiments.
Various embodiments and features of the present invention have been described in detail with particularity. The utilities thereof can be appreciated by those skilled in the art. It should be emphasized that the above-described embodiments of the present invention merely describe certain examples implementing the invention, including the best mode, in order to set forth a clear understanding of the principles of the invention. Numerous changes, variations, and modifications can be made to the embodiments described herein and the underlying concepts, without departing from the spirit and scope of the principles of the invention. All such variations and modifications are intended to be included within the scope of the present invention, as set forth herein. The scope of the present invention is to be defined by the claims, rather than limited by the forgoing description of various preferred and alternative embodiments. Accordingly, what is desired to be secured by Letters Patent is the invention as defined and differentiated in the claims, and all equivalents.
Having thus described several aspects of at least one embodiment of this invention, it is to be appreciated that various alterations, modifications, and improvements will readily occur to those skilled in the art. Such alterations, modifications, and improvements are intended to be part of this disclosure, and are intended to be within the spirit and scope of the invention. Accordingly, the foregoing description and drawings are by way of example only.
This application claims priority and benefit under 35 U.S.C. 119(e) of U.S. Provisional Patent Application No. 62/007,683, titled MULTI-STAGE VOLTAGE REGULATOR and filed on Jun. 4, 2014, which is hereby incorporated by reference to the maximum extent permitted by applicable by law.
| Number | Name | Date | Kind |
|---|---|---|---|
| 20060220465 | Kingsmore, Jr. | Oct 2006 | A1 |
| 20110083161 | Ishida | Apr 2011 | A1 |
| 20120030753 | Bas | Feb 2012 | A1 |
| 20140226673 | Hirashima | Aug 2014 | A1 |
| Number | Date | Country | |
|---|---|---|---|
| 20180375431 A1 | Dec 2018 | US |
| Number | Date | Country | |
|---|---|---|---|
| 62007683 | Jun 2014 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 14731237 | Jun 2015 | US |
| Child | 16023993 | US |
