Controller for a power converter

Information

  • Patent Grant
  • 8520414
  • Patent Number
    8,520,414
  • Date Filed
    Tuesday, January 19, 2010
    14 years ago
  • Date Issued
    Tuesday, August 27, 2013
    10 years ago
Abstract
A controller for a power converter having a transformer T1 with a primary winding coupled to a power switch SW and a secondary winding coupled to a synchronous rectifier switch SR. In one embodiment, the controller includes a first controller configured to control a conductivity of the power switch SW, and a first delay circuit configured to delay an initiation of the conductivity of the power switch SW. The controller also includes a second controller configured to control a conductivity of the synchronous rectifier switch SR as a function of a voltage difference between two terminals thereof, and a second delay circuit configured to delay an initiation of the conductivity of the synchronous rectifier switch SR. The controller still further includes a shutdown circuit configured to substantially disable conductivity of the synchronous rectifier switch SR before the initiation of conductivity of the power switch SW.
Description
TECHNICAL FIELD

The present invention is directed, in general, to power electronics and, more specifically, to controller for a power converter and method of operating the same.


BACKGROUND

A switched-mode power converter (also referred to as a “power converter” or “regulator”) is a power supply or power processing circuit that converts an input voltage waveform into a specified output voltage waveform. DC-DC power converters convert a direct current (“dc”) input voltage into a dc output voltage. Controllers associated with the power converters manage an operation thereof by controlling the conduction periods of power switches employed therein. Generally, the controllers are coupled between an input and output of the power converter in a feedback loop configuration (also referred to as a “control loop” or “closed control loop”).


Typically, the controller measures an output characteristic (e.g., an output voltage, an output current, or a combination of an output voltage and an output current) of the power converter, and based thereon modifies a duty cycle of the power switches of the power converter. The duty cycle is a ratio represented by a conduction period of a power switch to a switching period thereof. Thus, if a power switch conducts for half of the switching period, the duty cycle for the power switch would be 0.5 (or 50%). Additionally, as the voltage or the current for systems, such as a microprocessor powered by the power converter, dynamically change (e.g., as a computational load on the microprocessor changes), the controller should be configured to dynamically increase or decrease the duty cycle of the power switches therein to maintain an output characteristic such as an output voltage at a desired value.


To produce a dc output voltage, the power converters often employ diodes to rectify an alternating current (“ac”) voltage produced across a secondary winding of a transformer. The power converter may also employ a diode to provide a current path to provide continuity for a current in an inductor such as an output filter inductor. The aforementioned diode that provides the current path for inductor current continuity is frequently referred to as a “freewheeling diode.” The rectifying and freewheeling devices can introduce a power loss component in a power converter due to the forward voltage drop across the diode, particularly in a power converter that produces an output voltage of five volts or less. Schottky diodes, which have a relatively low forward voltage drop, are often employed in low-voltage power converter applications to reduce a diode forward voltage drop. However, the passive rectifying devices such as Schottky diodes, typically, cannot achieve forward voltage drops of less than about 0.35 volts, thereby limiting a conversion efficiency of the dc-dc power converter.


To achieve an acceptable level of efficiency, dc-dc power converters that provide low output voltages (e.g., 1 volt) often employ rectifying devices that have forward voltage drops of less than about 0.1 volts. To provide such further reduction of power loss, an active semiconductor switch such as a metal-oxide semiconductor field-effect transistor (“MOSFET”), which provides a resistive voltage drop, is often employed to replace the diode. An active semiconductor switch, however, must be periodically driven into conduction and non-conduction modes or states in synchronism with a periodic waveform of an ac voltage (e.g., an ac voltage produced across a secondary winding of a transformer). The active semiconductor switches may thereby avoid the higher forward voltage drops inherent in the passive rectifying devices. A design issue introduced by substituting an active semiconductor switch for a diode is the need to provide a drive signal therefor that is accurately synchronized with the operation of the power converter to control the conduction and non-conduction modes or states of the active semiconductor switches and that avoids conduction overlap with other active semiconductor switches. An active semiconductor switch substituted for a diode in a power converter is generally referred to as a “synchronous rectifier” or “synchronous rectifier switch.”


U.S. Pat. No. 6,060,943, entitled “Circuit Simulating a Diode” to Jansen, issued May 9, 2000 and U.S. Pat. No. 6,469,564, entitled “Circuit Simulating a Diode” to Jansen, issued Oct. 22, 2002, both of which are incorporated herein by reference, are directed to circuits that perform the function of a diode to conduct current in one direction with a low forward voltage drop, but block current in the other direction to produce an improved rectification function. When the voltage at a designated anode terminal of the circuit is higher than the voltage at a designated cathode terminal, a forward current flows. When the polarity of the voltage at these designated terminals is reversed, the current is interrupted.


A number of further circuit design techniques are known in the art to provide a drive signal for a synchronous rectifier. For example, U.S. Pat. No. 5,303,138, entitled “Low Loss Synchronous Rectifier for Application to Clamped-Mode Power Converters,” to Rozman, issued Apr. 12, 1994, which is incorporated herein by reference, discloses that a gate of a synchronous rectifier applied to an active-clamp of a power converter may be driven by a terminal of a secondary winding of a transformer. As described in U.S. Pat. No. 6,288,920, entitled “Drive Compensation Circuit for Synchronous Rectifier and Method of Operating the Same,” to Jacobs, et al., issued Sep. 11, 2001, which is incorporated herein by reference, a drive circuit employing a diode and a capacitor coupled in series with a secondary winding of a transformer is constructed to drive the gate of a synchronous rectifier. As described in U.S. Pat. No. 6,831,847, entitled “Synchronous Rectifier Drive Circuit and Power Supply Including Same,” to Perry, issued Dec. 14, 2004, which is incorporated herein by reference, a drive circuit for a synchronous rectifier is formed with a turn-on switch, a turn-off switch, a charge pump, and a pulse transformer.


Additionally, synchronous rectifier design techniques are described in “Power Supply Cookbook,” second edition, by Marty Brown, which is incorporated herein by reference. As described by Brown in section 3.6.2 therein, FIGUREs (a) and (c) show synchronous rectifiers driven by a primary side switching circuit with a direct connection as in FIGURE (a), and by means of a transformer in FIGURE (c). FIGURE (b) of Brown shows synchronous rectifiers driven directly by the output voltage of a transformer. Thus, as described in the references, a particular power conversion topology including an active clamp may be employed to drive a control terminal of an active semiconductor switch employed as a synchronous rectifier, or an additional transformer winding may be employed for the same.


Each of these approaches, however, provides an efficiency and/or a cost constraint that limits or otherwise penalizes the use of a synchronous rectifier in a many applications. Accordingly, what is needed in the art is a controller for a synchronous rectifier in a power converter and related method that avoids the deficiencies in the prior art.


SUMMARY OF THE INVENTION

These and other problems are generally solved or circumvented, and technical advantages are generally achieved, by advantageous embodiments of the present invention, including a controller for a power converter having a transformer with a primary winding coupled to a power switch and a secondary winding coupled to a synchronous rectifier switch. In one embodiment, the controller includes a first controller configured to control a conductivity of the power switch, and a first delay circuit configured to delay an initiation of the conductivity of the power switch. The controller also includes a second controller configured to control a conductivity of the synchronous rectifier switch as a function of a voltage difference between two terminals thereof, and a second delay circuit configured to delay an initiation of the conductivity of the synchronous rectifier switch. The controller still further includes a shutdown circuit configured to substantially disable conductivity of the synchronous rectifier switch before the initiation of conductivity of the power switch.


The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter, which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures or processes for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.





BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:



FIG. 1 illustrates a schematic diagram of an embodiment of portions of a flyback power converter that provides an environment for application of the present invention;



FIG. 2 illustrates graphical diagrams demonstrating operating characteristics of a flyback power converter in accordance with the principles of the present invention;



FIGS. 3 and 4 illustrate schematic diagrams of embodiments of flyback power converters including a controller for a synchronous rectifier constructed according to the principles of the present invention; and



FIG. 5 illustrates a schematic diagram of an embodiment of a shutdown circuit employable with a controller constructed according to the principles of the present invention.





Corresponding numerals and symbols in the different figures generally refer to corresponding parts unless otherwise indicated, and may not be redescribed in the interest of brevity after the first instance. The FIGUREs are drawn to illustrate the relevant aspects of exemplary embodiments.


DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

The making and using of the present exemplary embodiments are discussed in detail below. It should be appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.


The present invention will be described with respect to exemplary embodiments in a specific context, namely, a power converter including a power switch and a synchronous rectifier switch constructed to operate with substantially non-overlapping periods of conductivity, and a method of operating the same. While the principles of the present invention will be described in the environment of a power converter, any application that may benefit from a controller such as a power amplifier or a motor controller is well within the broad scope of the present invention.


A flyback power converter topology is often employed in low-power applications such as for a notebook personal computer because of its simplicity and low cost. The forward voltage drop of a rectifying diode on the secondary side of a transformer of the power converter results in significant power losses, which makes it difficult to meet high power conversion efficiency objectives such as the ENERGY STAR EPA 4.0 efficiency standard. The aforementioned limitations may be alleviated by applications of the principles of the present invention to the flyback power converter and other converter topologies as well.


Turning now to FIG. 1, illustrated is a schematic diagram of an embodiment of portions of a flyback power converter that provides an environment for application of the present invention. To reduce power loss, synchronous rectifier switch SR (e.g., an active semiconductor switch such as a MOSFET switch) has been used to replace the rectifying diode normally used on the secondary side of the transformer in this power converter topology. The power train of the power converter includes a power switch SW coupled to a dc input power source at an input thereof that provides an input voltage Vin. The dc input power source supplies input power at the input voltage Vin to a transformer T1 with a turns ratio n:1. The transformer T1 has Np primary turns and Ns secondary turns that are selected to provide an output voltage Vout with consideration of a resulting duty cycle and stress on the power train components. The power switch SW (e.g., an n-channel MOSFET) is controlled by a controller such as a pulse-width modulation controller (not shown) that controls the power switch SW to be conducting for a duty cycle D with a switching frequency fs. The duty cycle D is adjusted by the pulse-width modulation controller to regulate a characteristic of the output of the power converter such as an output voltage, an output current, or a combination of the two. The ac voltage appearing on the secondary winding of the transformer T1 is rectified by the synchronous rectifier SR coupled to the output through the output filter capacitor Cout to produce the output voltage Vout.


During the first portion of a duty cycle D when the power switch SW conducts, a primary current Ipri flowing through the primary winding of transformer T1 increases as current flows from the input through the power switch SW and the magnetizing inductance of transformer T1. During a complementary portion of the duty cycle (generally co-existent with a complementary duty cycle “1-D” of the power switch SW), the power switch SW is transitioned to a non-conducting state in response to the gate drive signal VGSSW and the synchronous rectifier switch SR coupled to the output filter capacitor Cout is enabled to conduct in response to the gate drive signal VGSSR. The synchronous rectifier switch SR provides a path to maintain a continuity of current flowing in the magnetizing inductance of the transformer T1. During the complementary portion of the duty cycle 1-D, the current flowing through the magnetizing inductance of the transformer T1 decreases. In general, during the first portion of the duty cycle D, the duty cycle of the power switch SW and the synchronous rectifier switch SR may be adjusted to maintain a regulation of the output voltage Vout of the power converter. Those skilled in the art should understand, however, that the conduction periods or conductivity for the power switch SW and the synchronous rectifier switch SR may be separated by a small time interval to avoid cross conduction therebetween and beneficially to reduce the power switching losses associated with the power converter. As illustrated in FIG. 1, the power switch SW and the synchronous rectifier switch SR each include body diodes represented by diodes DSW and DSR, respectively, and parasitic source-to-drain capacitance represented by capacitors CSW and CSR, respectively.


Turning now to FIG. 2, illustrated are graphical diagrams demonstrating operating characteristics of a flyback power converter in accordance with the principles of the present invention. With continuing reference to FIG. 1, the diagrams illustrate gate drive waveforms VGSSW, VGSSR associated with a the power switch SW and the synchronous rectifier switch SR, respectively, a primary current Ipri in the primary winding of the transformer T1, and a secondary current Isec in the secondary winding of the transformer T1. To prevent a current shoot-through condition for the power switch SW (i.e., to prevent a condition wherein the power switch SW and the synchronous rectifier switch SR are enabled to conduct at the same time), the conduction periods or conductivity of the switches ideally should not overlap. As illustrated in FIG. 2, to avoid simultaneous conduction of the power switch SW and the synchronous rectifier switch SR, appreciable time delays TP1, TP2 in the gate drive waveforms VGSSW, VGSSR (e.g., 50 nanoseconds illustrated by the cross-hatched areas in the FIGURE) are introduced between the turn-off instant of the power switch SR and the turn-on instant of the synchronous rectifier switch SR as well as between the turn-off instant of the power switch SW and the turn-on instant of the synchronous rectifier switch SR of the flyback power converter.


Several commercial integrated circuit (“IC”) drivers have been developed for application to synchronous rectifiers in flyback power converters. Typical synchronous rectifier integrated circuit drivers include the STSR3 IC driver produced by STMicroelectronics of Geneva, Switzerland, the IR1167 IC driver produced by International Rectifier of El Segundo, Calif., the TEA1761 IC driver produced by Royal Philips Electronics of the Netherlands, and others. The synchronous rectifier integrated circuit drivers are not only more expensive than circuits constructed with discrete components, but also introduce further circuit deficiencies and, thus, cannot meet the high performance and low cost requirements of notebook computer markets and other applications. For example, the STSR3 IC driver can produce a gate-drive voltage only up to 5.5 volts (“V”). As a result, the practical gate voltage of the driven synchronous rectifier MOSFET can only be as high as 5.0 V, which is insufficient to adequately reduce the synchronous rectifier switch on-resistance. As a result, the power loss in the synchronous rectifier is not sufficiently reduced when viewed against the potential power loss reduction if the synchronous rectifier switch were properly driven.


The turn-off signal of the synchronous rectifier switch SR is usually not generated on the primary side of the flyback power converter, but is produced by a time rate of change of a voltage of the secondary winding of the transformer T1. Therefore, a controlled time delay is not provided between turning off the synchronous rectifier switch SR and turning on the power switch SW. As a result, the flyback power converter does not operate efficiently and may produce a shoot-through current in a continuous conduction mode. Although the IR1167 and TEA1761 IC drivers can produce a gate voltage up to 20 V similar to the STSR3 IC driver, both synchronous rectifier integrated circuit drivers rely on a time rate of change of a secondary winding of the transformer T1 to trigger turn-off of the synchronous rectifier switch SR. Thus, for reliable operation of a flyback power converter that includes a synchronous rectifier switch SR, it is important to provide the turn-off signal for the synchronous rectifier switch SR from the primary side of the transformer T1 so that conduction delays associated with the synchronous rectifier switch SR can be properly controlled.


Thus, a flyback power converter constructed with a prior-art driver for a synchronous rectifier will not provide sufficient reliability, and may produce a substantial shoot-through current in a continuous conduction mode. These limitations are encountered because both turn-on and turn-off of a synchronous rectifier switch SR are generated from a voltage on the secondary side of the transformer T1. A voltage produced on the secondary side of the transformer T1 does not provide reasonably controlled dead times between the turn-off instant of the primary-side power switch SW and the turn-on instant of the secondary-side synchronous rectifier switch SR.


Turning now to FIG. 3, illustrated is a schematic diagram of an embodiment of a flyback power converter including a controller for a synchronous rectifier constructed according to the principles of the present invention. A dc input power source supplies input power at the input voltage Vin to a transformer T1 that is coupled to a first switch or a power switch SW (e.g., an n-channel MOSFET). On a secondary-side of transformer T1, a second switch or a synchronous rectifier switch SR (e.g., an n-channel MOSFET) rectifies an ac voltage at the secondary winding of the transformer T1, and the resulting waveform is filtered by an output filter capacitor Cout. A resistor RLOAD represents a load coupled to output terminals of the flyback power converter. A reset circuit including a capacitor C3, a resistor R3, and a diode D1 provide a dissipative reset function for the transformer T1.


As illustrated in FIG. 3, a first controller or a pulse-width modulation controller 310 (designated “PWM”) produces or generates a control signal or waveform to control a duty cycle or conductivity of the power switch SW. The waveform produced by the pulse-width modulation controller 310 is delayed by a first delay circuit or power switch delay circuit 320 (designated “SW TURN ON DELAY”), the output of which is coupled to a gate driver 330 (designated “GATE DRIVER”) to drive the gate of the power switch SW. In other words, the power switch delay circuit 320 is configured to delay an initiation of the conductivity of the power switch SW. The turn-on delay function is included to avoid cross conduction of the power switch SW and the synchronous rectifier switch SR. The pulse-width modulation controller 310, the power switch delay circuit 320, and the gate driver 330 are powered from a primary bias voltage source (designated “VCCpri”).


The conductivity of the synchronous rectifier switch SR is controlled by a second controller or a synchronous rectifier controller 340 (designated “SR CONTROL”) that senses the voltage across the switched terminals of the synchronous rectifier switch SR. When the voltage at the node A is lower than the voltage at the node K (referred to as an “INPUT SENSE”), the synchronous rectifier controller 340 disables conductivity of the synchronous rectifier switch SR. When the voltage at the node (or terminal) A is higher than the voltage at the node (or terminal) K, conductivity is enabled. A second delay circuit or a synchronous rectifier delay circuit 350 (designated “SR TURN ON DELAY”) delays the control signal for the synchronous rectifier switch SR to avoid cross conduction with the power switch SW. In other words, the synchronous rectifier delay circuit is configured to delay an initiation of the conductivity of the synchronous rectifier switch SR. The synchronous rectifier controller 340 is powered from a secondary bias voltage source (designated VCCsec”). In an alternative embodiment, the synchronous rectifier controller 340 may be powered from an output terminal of the flyback power converter, employing a voltage dropping circuit mechanism, such as a Zener diode or linear regulator, as may be necessary. Additionally, a shutdown circuit 360 (designated SHUTDOWN”) is included to provide an anticipatory signal to the synchronous rectifier controller 340 so that conductivity of the synchronous rectifier switch SR can be disabled before conductivity of the power switch SW is initiated or enabled.


The synchronous rectifier control process introduced herein for a flyback power converter provides a mechanism to substantially eliminate cross conduction between a power switch SW on the primary-side thereof and a synchronous rectifier switch SR on the secondary-side thereof. After the primary switch SW is turned off, the input sense of the synchronous rectifier switch SR swings from a high potential to a low potential, and a body diode of the synchronous rectifier switch SR conducts. The downward slope of the input sense is detected that triggers a time delay circuit (e.g., the synchronous rectifier delay circuit 350). After a certain programmed time delay, a control signal is produced and turns on the synchronous rectifier switch SR.


When the pulse-width modulation controller 310 generates a signal to turn on the power switch SW, this signal traverses the boundary between the primary side and secondary side of the transformer T1 to turn off the synchronous rectifier switch SR on the secondary side of the transformer T1. Then, after a programmable time delay, the pulse-width modulation controller 310 in conjunction with the power switch delay circuit 320 turns on the power switch SW in conjunction with the gate driver 330.


Turning now to FIG. 4, illustrated is a schematic diagram of an embodiment of a flyback power converter including a controller for a synchronous rectifier constructed according to the principles of the present invention. The flyback power converter includes a first delay circuit or a primary-side power switch delay circuit 410 including a diode D2, a resistor R2 and a capacitor C1. The flyback power converter further includes a shutdown circuit 420 including resistors R5, R6, R7, a capacitor C2, and switch Q3 (e.g., an n-channel MOSFET). The flyback power converter further includes a second delay circuit including a synchronous rectifier delay capacitor C4. A synchronous rectifier controller 430 is formed with resistors R8, R9, a capacitor C5, diodes D3, D4, D5, and npn bipolar transistors Q1, Q2, coupled to a synchronous rectifier switch SR.


In operation, the secondary-side synchronous rectifier switch SR is first turned off, and after a brief time delay, the primary-side power switch SW begins to turn on. The primary-side power switch SW turns off first, and after a delay, the secondary-side synchronous rectifier switch SR begins to turn on. The delay times can be programmed by changing component parameter values in the power switch delay circuit 410 and the synchronous rectifier delay capacitor C4.


The synchronous rectifier controller 430 illustrated in FIG. 4 includes an amplifier formed with bipolar transistor Q2 with its collector coupled to a secondary bias voltage source (designated VCCsec”). When a body diode (not shown) of synchronous rectifier switch SR is forward biased, a voltage of a node K becomes negative with respect to a voltage of a node A, which is coupled to secondary circuit ground. The negative voltage at the node K is coupled through diode D5 to the base of bipolar transistor Q2, which turns off this transistor. The positive voltage thereby produced at the collector of bipolar transistor Q2 back biases diode D4, and a positive voltage is coupled through bipolar transistor Q1 to the gate of the synchronous rectifier switch SR, turning it on.


When the body diode of the synchronous rectifier switch SR is back biased, the inverse operation occurs, wherein the voltage of the gate of the synchronous rectifier switch SR is reduced by the circuit to a sufficiently low voltage to disable its conductivity. The synchronous rectifier delay capacitor C4 provides a mechanism to delay turn on of the synchronous rectifier switch SR. The shutdown circuit 420 is coupled to the bipolar transistor Q1 to enable a pulse-width modulation controller 440 (designated “PWM”), in cooperation with the power switch delay circuit 410 and a gate driver 450, on the primary side of the transformer T1 to disable conductivity of the synchronous rectifier switch SR before conductivity is enabled in the power switch SW.


Turning now to FIG. 5, illustrated is a schematic diagram of an embodiment of a shutdown circuit or a synchronous rectifier shutdown circuit 510 including resistors R10, R11, a capacitor C20, a transformer T2, and n-channel MOSFET Q3 constructed according to the principles of the present invention. The shutdown circuit 510 illustrates respectively primary and secondary ground terminals gndpri, gndsec showing separation of the primary and secondary sides of the transformer T2. The capacitor C20 is included in the shutdown circuit 510 to prevent a dc bias current from flowing in the transformer T2. The shutdown circuit 510 is an alternative to the shutdown circuit 420 illustrated in FIG. 4 that employs transformer T2 to span the primary-to-secondary isolation boundary in place of the capacitor C2 illustrated in FIG. 4.


Thus, a power converter such as a flyback power converter has been introduced that is operable in a continuous conduction mode with circuit elements as set forth below. The power converter includes a primary-side turn-on delay circuit for a power switch (also referred to as a “first delay circuit or a power switch delay circuit”), a secondary-side turn-on delay circuit for a synchronous rectifier switch (also referred to as a “second delay circuit or a synchronous rectifier delay circuit”), and a shut-down circuit for a synchronous rectifier switch on the secondary side, the action of which is initiated from the primary side. A driver (e.g., a gate driver) may be advantageously included in the power converter following the primary-side turn-on delay circuit.


The gate driver on the primary side can be formed with discrete components including two transistors connected in a series totem-pole arrangement. Alternatively, a commercial integrated circuit driver may be employed. The bias voltage source for the synchronous rectifier on the secondary side of the power converter may be obtained directly from an output voltage terminal of the power converter if the output voltage is less than, for instance, 10 V. The bias voltage source may be obtained from an output voltage terminal of the power converter through a Zener diode and a resistor if the output voltage is higher than, for instance, 10 V. The bias voltage source on the secondary side may also be obtained from an independent bias voltage supply circuit such as a linear regulator.


In one embodiment, a controller for a power converter includes a first controller configured to control a conductivity of a first switch (e.g., a metal-oxide semiconductor field-effect transistor), and a first delay circuit (e.g., a resistor parallel-coupled to a diode, and a capacitor series-coupled thereto) configured to delay an initiation of the conductivity of the first switch. The controller also includes a second controller (e.g., a plurality of resistors, capacitors and switches, or an amplifier and switch) configured to control a conductivity of a second switch (e.g., a metal-oxide semiconductor field-effect transistor) as a function of a voltage difference between two terminals thereof, and a second delay circuit (e.g., a capacitor) configured to delay an initiation of the conductivity of the second switch. A shutdown circuit (e.g., a capacitor or transformer coupled to the first controller and a switch coupled to the second controller) of the controller is configured to substantially disable conductivity of the second switch before the initiation of conductivity of the first switch. As described herein, portions of the controller (including the first and second controller) are coupled to a bias voltage source.


Those skilled in the art should understand that the previously described embodiments of a power converter including a synchronous rectifier and related methods of operating the same are submitted for illustrative purposes only. In addition, various other power converter topologies such as a forward power converter and a single ended primary inductor power converter topologies are well within the broad scope of the present invention. While a power converter including a synchronous rectifier has been described in the environment of a power converter, the synchronous rectifier may also be applied to other systems such as, without limitation, a power amplifier and a motor controller.


For a better understanding of power converters, see “Modern DC-to-DC Power Switch-mode Power Converter Circuits,” by Rudolph P. Severns and Gordon Bloom, Van Nostrand Reinhold Company, New York, N.Y. (1985) and “Principles of Power Electronics,” by J. G. Kassakian, M. F. Schlecht and G. C. Verghese, Addison-Wesley (1991). The aforementioned references are incorporated herein by reference in their entirety.


Also, although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. For example, many of the processes discussed above can be implemented in different methodologies and replaced by other processes, or a combination thereof.


Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods, and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

Claims
  • 1. A controller employable with a power converter having a transformer with a primary winding coupled to a power switch and a secondary winding coupled to a synchronous rectifier switch, comprising: a first controller on a primary side of said transformer and configured to control a conductivity of said power switch;a first delay circuit on said primary side of said transformer and configured to delay an initiation of said conductivity of said power switch in conjunction with a control signal from said first controller;a second controller on a secondary side of said transformer and configured to enable a conductivity of said synchronous rectifier switch responsive to a voltage difference between two terminals of said synchronous rectifier switch;a second delay circuit on said secondary side of said transformer and configured to delay an initiation of said conductivity of said synchronous rectifier switch after said conductivity of said power switch is disabled in conjunction with a control signal from said second controller; anda shutdown circuit configured to substantially disable conductivity of said synchronous rectifier switch before said initiation of conductivity of said power switch.
  • 2. The controller as recited in claim 1 wherein said second controller is configured to enable said conductivity of said synchronous rectifier switch when a voltage of one terminal of said synchronous rectifier switch becomes higher than a voltage of another terminal of said synchronous rectifier switch as a body diode of said synchronous rectifier switch conducts.
  • 3. The controller as recited in claim 1 wherein said first controller is a pulse-width modulation controller.
  • 4. The controller as recited in claim 1 wherein said second controller comprises an amplifier and a switch coupled to said synchronous rectifier switch.
  • 5. The controller as recited in claim 1 wherein said first delay circuit comprises a resistor parallel-coupled to a diode, and a capacitor series-coupled thereto, and said second delay circuit comprises a capacitor.
  • 6. The controller as recited in claim 1 wherein said shutdown circuit comprises a capacitor coupled to said first controller and a switch coupled to said second controller.
  • 7. The controller as recited in claim 1 wherein said shutdown circuit comprises a transformer coupled to said first controller and a switch coupled to said second controller.
  • 8. The controller as recited in claim 1 wherein portions of said second controller are coupled to a bias voltage source.
  • 9. A method of operating a controller employable with a power converter having a transformer with a primary winding coupled to a power switch and a secondary winding coupled to a synchronous rectifier switch, comprising: controlling a conductivity of said power switch with a first controller on a primary side of said transformer;delaying an initiation of said conductivity of said power switch in conjunction with a control signal from said first controller with a first delay circuit on said primary side of said transformer;enabling a conductivity of said synchronous rectifier switch responsive to a voltage difference between two terminals of said synchronous rectifier switch with a second controller on a secondary side of said transformer;delaying an initiation of said conductivity of said synchronous rectifier switch after said conductivity of said power switch is disabled in conjunction with a control signal from said second controller with a second delay circuit on said secondary side of said transformer; andsubstantially disabling conductivity of said synchronous rectifier switch before said initiation of conductivity of said power switch.
  • 10. The method as recited in claim 9 wherein said delaying said initiation of said conductivity of said power switch comprises delaying said control signal from said first controller.
  • 11. The method as recited in claim 9 wherein said enabling said conductivity of said synchronous rectifier switch comprises enabling said conductivity of said synchronous rectifier switch when a voltage of one terminal of said synchronous rectifier switch becomes higher than a voltage of another terminal of said synchronous rectifier switch as a body diode of said synchronous rectifier switch conducts.
  • 12. The method as recited in claim 9 wherein said substantially disabling conductivity of said synchronous rectifier switch comprises providing an anticipatory signal so that conductivity of said synchronous rectifier switch is disabled before conductivity of said power switch is initiated.
  • 13. A power converter, comprising: a transformer having a primary winding and a secondary winding;a power switch coupled to said primary winding;a synchronous rectifier switch coupled to said secondary winding; anda controller, including: a first controller on a primary side of said transformer and configured to control a conductivity of said power switch,a first delay circuit on said primary side of said transformer and configured to delay an initiation of said conductivity of said power switch in conjunction with a control signal from said first controller,a second controller on a secondary side of said transformer and configured enable a conductivity of said synchronous rectifier switch responsive to a voltage difference between two terminals of said synchronous rectifier switch,a second delay circuit on said secondary side of said transformer and configured to delay an initiation of said conductivity of said synchronous rectifier switch after said conductivity of said power switch is disabled in conjunction with a control signal from said second controller, anda shutdown circuit configured to substantially disable conductivity of said synchronous rectifier switch before said initiation of conductivity of said power switch.
  • 14. The power converter as recited in claim 13 wherein said second controller is configured to enable said conductivity of said synchronous rectifier switch when a voltage of one terminal of said synchronous rectifier switch becomes higher than a voltage of another terminal of said synchronous rectifier switch as a body diode of said synchronous rectifier switch conducts.
  • 15. The power converter as recited in claim 13 wherein said first controller is a pulse-width modulation controller and said first delay circuit includes a resistor parallel-coupled to a diode, and a capacitor series-coupled thereto.
  • 16. The power converter as recited in claim 13 wherein said second controller includes an amplifier and a switch coupled to said synchronous rectifier switch and said second delay circuit includes a capacitor.
  • 17. The power converter as recited in claim 13 wherein said shutdown circuit includes one of a capacitor and a transformer coupled to said first controller and a switch coupled to said second controller.
  • 18. The power converter as recited in claim 13 wherein portions of said second controller are coupled to a bias voltage source.
  • 19. The power converter as recited in claim 13 wherein said power converter is operable in a continuous conduction mode.
  • 20. The power converter as recited in claim 13 further comprising a reset circuit including a capacitor, a resistor and a diode configured to provide a dissipative reset function for a transformer coupled to said power switch and said synchronous rectifier switch.
Parent Case Info

This application claims the benefit of U.S. Provisional Application No. 61/145,654, entitled “Controller for a Synchronous Rectifier Switch and Power Converter Employing the Same,” filed on Jan. 19, 2009, which application is incorporated herein by reference.

US Referenced Citations (382)
Number Name Date Kind
1376978 Stoekle May 1921 A
2473662 Pohm Jun 1949 A
3007060 Guenther Oct 1961 A
3346798 Dinger Oct 1967 A
3358210 Grossoehme Dec 1967 A
3433998 Woelber Mar 1969 A
3484562 Kronfeld Dec 1969 A
3553620 Cielo et al. Jan 1971 A
3602795 Gunn Aug 1971 A
3622868 Todt Nov 1971 A
3681679 Chung Aug 1972 A
3708742 Gunn Jan 1973 A
3708744 Stephens et al. Jan 1973 A
4019122 Ryan Apr 1977 A
4075547 Wroblewski Feb 1978 A
4202031 Hesler et al. May 1980 A
4257087 Cuk Mar 1981 A
4274071 Pfarre Jun 1981 A
4327348 Hirayama Apr 1982 A
4471423 Hase Sep 1984 A
4499481 Greene Feb 1985 A
4570174 Huang et al. Feb 1986 A
4577268 Easter et al. Mar 1986 A
4581691 Hock Apr 1986 A
4613841 Roberts Sep 1986 A
4636823 Margalit et al. Jan 1987 A
4660136 Montorefano Apr 1987 A
4770667 Evans et al. Sep 1988 A
4770668 Skoultchi et al. Sep 1988 A
4785387 Lee et al. Nov 1988 A
4799138 Chahabadi et al. Jan 1989 A
4803609 Gillett et al. Feb 1989 A
4823249 Garcia, II Apr 1989 A
4837496 Erdi Jun 1989 A
4866367 Ridley et al. Sep 1989 A
4887061 Matsumura Dec 1989 A
4899271 Seiersen Feb 1990 A
4903089 Hollis et al. Feb 1990 A
4922400 Cook May 1990 A
4962354 Visser et al. Oct 1990 A
4964028 Spataro Oct 1990 A
4999759 Cavagnolo et al. Mar 1991 A
5003277 Sokai et al. Mar 1991 A
5014178 Balakrishnan May 1991 A
5027264 DeDoncker et al. Jun 1991 A
5068756 Morris et al. Nov 1991 A
5106778 Hollis et al. Apr 1992 A
5126714 Johnson Jun 1992 A
5132888 Lo et al. Jul 1992 A
5134771 Lee et al. Aug 1992 A
5172309 DeDoncker et al. Dec 1992 A
5177460 Dhyanchand et al. Jan 1993 A
5182535 Dhyanchand Jan 1993 A
5204809 Andresen Apr 1993 A
5206621 Yerman Apr 1993 A
5208739 Sturgeon May 1993 A
5223449 Morris et al. Jun 1993 A
5225971 Spreen Jul 1993 A
5231037 Yuan et al. Jul 1993 A
5244829 Kim Sep 1993 A
5262930 Hua et al. Nov 1993 A
5282126 Husgen Jan 1994 A
5285396 Aoyama Feb 1994 A
5291382 Cohen Mar 1994 A
5303138 Rozman Apr 1994 A
5305191 Loftus, Jr. Apr 1994 A
5335163 Seiersen Aug 1994 A
5336985 McKenzie Aug 1994 A
5342795 Yuan et al. Aug 1994 A
5343140 Gegner Aug 1994 A
5353001 Meinel et al. Oct 1994 A
5369042 Morris et al. Nov 1994 A
5374887 Drobnik Dec 1994 A
5399968 Sheppard et al. Mar 1995 A
5407842 Morris et al. Apr 1995 A
5459652 Faulk Oct 1995 A
5468661 Yuan et al. Nov 1995 A
5477175 Tisinger et al. Dec 1995 A
5508903 Alexndrov Apr 1996 A
5523673 Ratliff et al. Jun 1996 A
5539630 Pietkiewicz et al. Jul 1996 A
5554561 Plumton Sep 1996 A
5555494 Morris Sep 1996 A
5610085 Yuan et al. Mar 1997 A
5624860 Plumton et al. Apr 1997 A
5663876 Newton et al. Sep 1997 A
5700703 Huang et al. Dec 1997 A
5712189 Plumton et al. Jan 1998 A
5719544 Vinciarelli et al. Feb 1998 A
5734564 Brkovic Mar 1998 A
5736842 Jovanovic Apr 1998 A
5742491 Bowman et al. Apr 1998 A
5747842 Plumton May 1998 A
5756375 Celii et al. May 1998 A
5760671 Lahr et al. Jun 1998 A
5783984 Keuneke Jul 1998 A
5784266 Chen Jul 1998 A
5804943 Kollman et al. Sep 1998 A
5815383 Lei Sep 1998 A
5815386 Gordon Sep 1998 A
5864110 Moriguchi et al. Jan 1999 A
5870299 Rozman Feb 1999 A
5880942 Leu Mar 1999 A
5886508 Jutras Mar 1999 A
5889298 Plumton et al. Mar 1999 A
5889660 Taranowski et al. Mar 1999 A
5900822 Sand et al. May 1999 A
5907481 Svardsjo May 1999 A
5909110 Yuan et al. Jun 1999 A
5910665 Plumton et al. Jun 1999 A
5920475 Boylan et al. Jul 1999 A
5925088 Nasu Jul 1999 A
5929665 Ichikawa et al. Jul 1999 A
5933338 Wallace Aug 1999 A
5940287 Brkovic Aug 1999 A
5946207 Schoofs Aug 1999 A
5956245 Rozman Sep 1999 A
5956578 Weitzel et al. Sep 1999 A
5959850 Lim Sep 1999 A
5977853 Ooi et al. Nov 1999 A
5999066 Saito et al. Dec 1999 A
5999429 Brown Dec 1999 A
6003139 McKenzie Dec 1999 A
6008519 Yuan et al. Dec 1999 A
6011703 Boylan et al. Jan 2000 A
6038154 Boylan et al. Mar 2000 A
6046664 Weller et al. Apr 2000 A
6055166 Jacobs et al. Apr 2000 A
6060943 Jansen May 2000 A
6067237 Nguyen May 2000 A
6069798 Liu May 2000 A
6069799 Bowman et al. May 2000 A
6078510 Spampinato et al. Jun 2000 A
6084792 Chen et al. Jul 2000 A
6094038 Lethellier Jul 2000 A
6097046 Plumton Aug 2000 A
6125046 Jang et al. Sep 2000 A
6144187 Bryson Nov 2000 A
6147886 Wittenbreder Nov 2000 A
6156611 Lan et al. Dec 2000 A
6160721 Kossives et al. Dec 2000 A
6163466 Davila, Jr. et al. Dec 2000 A
6181231 Bartilson Jan 2001 B1
6188586 Farrington et al. Feb 2001 B1
6191964 Boylan et al. Feb 2001 B1
6208535 Parks Mar 2001 B1
6215290 Yang et al. Apr 2001 B1
6218891 Lotfi et al. Apr 2001 B1
6229197 Plumton et al. May 2001 B1
6262564 Kanamori Jul 2001 B1
6288501 Nakamura et al. Sep 2001 B1
6288920 Jacobs et al. Sep 2001 B1
6295217 Yang et al. Sep 2001 B1
6304460 Cuk Oct 2001 B1
6309918 Huang et al. Oct 2001 B1
6317021 Jansen Nov 2001 B1
6317337 Yasumura Nov 2001 B1
6320490 Clayton Nov 2001 B1
6323090 Zommer Nov 2001 B1
6325035 Codina et al. Dec 2001 B1
6344986 Jain et al. Feb 2002 B1
6345364 Lee Feb 2002 B1
6348848 Herbert Feb 2002 B1
6351396 Jacobs Feb 2002 B1
6356462 Jang et al. Mar 2002 B1
6362986 Schultz et al. Mar 2002 B1
6373727 Hedenskog et al. Apr 2002 B1
6373734 Martinelli Apr 2002 B1
6380836 Matsumoto et al. Apr 2002 B2
6388898 Fan et al. May 2002 B1
6392902 Jang et al. May 2002 B1
6400579 Cuk Jun 2002 B2
6414578 Jitaru Jul 2002 B1
6438009 Assow Aug 2002 B2
6462965 Uesono Oct 2002 B1
6466461 Mao et al. Oct 2002 B2
6469564 Jansen Oct 2002 B1
6477065 Parks Nov 2002 B2
6483724 Blair et al. Nov 2002 B1
6489754 Blom Dec 2002 B2
6498367 Chang et al. Dec 2002 B1
6501193 Krugly Dec 2002 B1
6504321 Giannopoulos et al. Jan 2003 B2
6512352 Qian Jan 2003 B2
6525603 Morgan Feb 2003 B1
6539299 Chatfield et al. Mar 2003 B2
6545453 Glinkowski et al. Apr 2003 B2
6548992 Alcantar et al. Apr 2003 B1
6549436 Sun Apr 2003 B1
6552917 Bourdillon Apr 2003 B1
6580627 Toshio Jun 2003 B2
6608768 Sula Aug 2003 B2
6611132 Nakagawa et al. Aug 2003 B2
6614206 Wong et al. Sep 2003 B1
6654259 Koshita et al. Nov 2003 B2
6661276 Chang Dec 2003 B1
6668296 Dougherty et al. Dec 2003 B1
6674658 Mao et al. Jan 2004 B2
6683797 Zaitsu et al. Jan 2004 B2
6687137 Yasumura Feb 2004 B1
6696910 Nuytkens et al. Feb 2004 B2
6731486 Holt et al. May 2004 B2
6741099 Krugly May 2004 B1
6751106 Zhang et al. Jun 2004 B2
6753723 Zhang Jun 2004 B2
6765810 Perry Jul 2004 B2
6775159 Webb et al. Aug 2004 B2
6784644 Xu et al. Aug 2004 B2
6804125 Brkovic Oct 2004 B2
6813170 Yang Nov 2004 B2
6831847 Perry Dec 2004 B2
6856149 Yang Feb 2005 B2
6862194 Yang et al. Mar 2005 B2
6867678 Yang Mar 2005 B2
6867986 Amei Mar 2005 B2
6873237 Chandrasekaran et al. Mar 2005 B2
6882548 Jacobs et al. Apr 2005 B1
6906934 Yang et al. Jun 2005 B2
6943553 Zimmermann et al. Sep 2005 B2
6944033 Xu et al. Sep 2005 B1
6977824 Yang et al. Dec 2005 B1
6980077 Chandrasekaran et al. Dec 2005 B1
6982887 Batarseh et al. Jan 2006 B2
7009486 Goeke et al. Mar 2006 B1
7012414 Mehrotra et al. Mar 2006 B1
7016204 Yang et al. Mar 2006 B2
7026807 Anderson et al. Apr 2006 B2
7034586 Mehas et al. Apr 2006 B2
7034647 Yan et al. Apr 2006 B2
7046523 Sun et al. May 2006 B2
7061358 Yang Jun 2006 B1
7072189 Kim et al. Jul 2006 B2
7075799 Qu Jul 2006 B2
7076360 Ma Jul 2006 B1
7095638 Uusitalo Aug 2006 B2
7098640 Brown Aug 2006 B2
7099163 Ying Aug 2006 B1
7148669 Maksimovic et al. Dec 2006 B2
7170268 Kim Jan 2007 B2
7176662 Chandrasekaran Feb 2007 B2
7209024 Nakahori Apr 2007 B2
7269038 Shekhawat et al. Sep 2007 B2
7280026 Chandrasekaran et al. Oct 2007 B2
7285807 Brar et al. Oct 2007 B2
7298118 Chandrasekaran Nov 2007 B2
7301785 Yasumura Nov 2007 B2
7312686 Bruno Dec 2007 B2
7321283 Mehrotra et al. Jan 2008 B2
7332992 Iwai Feb 2008 B2
7339208 Brar et al. Mar 2008 B2
7339801 Yasumura Mar 2008 B2
7348612 Sriram et al. Mar 2008 B2
7360004 Dougherty et al. Apr 2008 B2
7362592 Yang et al. Apr 2008 B2
7362593 Yang et al. Apr 2008 B2
7375607 Lee et al. May 2008 B2
7385375 Rozman Jun 2008 B2
7386404 Cargonja et al. Jun 2008 B2
7417875 Chandrasekaran et al. Aug 2008 B2
7427910 Mehrotra et al. Sep 2008 B2
7431862 Mehrotra et al. Oct 2008 B2
7439556 Brar et al. Oct 2008 B2
7439557 Brar et al. Oct 2008 B2
7446512 Nishihara et al. Nov 2008 B2
7447049 Garner et al. Nov 2008 B2
7462891 Brar et al. Dec 2008 B2
7468649 Chandrasekaran Dec 2008 B2
7471523 Yang Dec 2008 B2
7489225 Dadafshar Feb 2009 B2
7499295 Indika de Silva et al. Mar 2009 B2
7541640 Brar et al. Jun 2009 B2
7554430 Mehrotra et al. Jun 2009 B2
7558037 Gong et al. Jul 2009 B1
7558082 Jitaru Jul 2009 B2
7567445 Coulson et al. Jul 2009 B2
7630219 Lee Dec 2009 B2
7633369 Chandrasekaran et al. Dec 2009 B2
7663183 Brar et al. Feb 2010 B2
7667986 Artusi et al. Feb 2010 B2
7675758 Artusi et al. Mar 2010 B2
7675759 Artusi et al. Mar 2010 B2
7675764 Chandrasekaran et al. Mar 2010 B2
7715217 Manabe et al. May 2010 B2
7733679 Luger et al. Jun 2010 B2
7746041 Xu et al. Jun 2010 B2
7778050 Yamashita Aug 2010 B2
7778051 Yang Aug 2010 B2
7787264 Yang et al. Aug 2010 B2
7791903 Zhang et al. Sep 2010 B2
7795849 Sohma Sep 2010 B2
7813101 Morikawa Oct 2010 B2
7847535 Meynard et al. Dec 2010 B2
7876191 Chandrasekaran et al. Jan 2011 B2
7889517 Artusi et al. Feb 2011 B2
7889521 Hsu Feb 2011 B2
7906941 Jayaraman et al. Mar 2011 B2
7940035 Yang May 2011 B2
7965528 Yang et al. Jun 2011 B2
7983063 Lu et al. Jul 2011 B2
8004112 Koga et al. Aug 2011 B2
8179699 Tumminaro et al. May 2012 B2
20020057080 Telefus et al. May 2002 A1
20020101741 Brkovic Aug 2002 A1
20020110005 Mao et al. Aug 2002 A1
20020114172 Webb et al. Aug 2002 A1
20030026115 Miyazaki Feb 2003 A1
20030197585 Chandrasekaran et al. Oct 2003 A1
20030198067 Sun et al. Oct 2003 A1
20040017689 Zhang et al. Jan 2004 A1
20040034555 Dismukes et al. Feb 2004 A1
20040148047 Dismukes et al. Jul 2004 A1
20040156220 Kim et al. Aug 2004 A1
20040200631 Chen Oct 2004 A1
20040217794 Strysko Nov 2004 A1
20050024179 Chandrasekaran et al. Feb 2005 A1
20050046404 Uusitalo Mar 2005 A1
20050245658 Mehrotra et al. Nov 2005 A1
20050254266 Jitaru Nov 2005 A1
20050281058 Batarseh et al. Dec 2005 A1
20060006976 Bruno Jan 2006 A1
20060038549 Mehrotra et al. Feb 2006 A1
20060038649 Mehrotra et al. Feb 2006 A1
20060038650 Mehrotra et al. Feb 2006 A1
20060109698 Qu May 2006 A1
20060187684 Chandrasekaran et al. Aug 2006 A1
20060197510 Chandrasekaran Sep 2006 A1
20060198173 Rozman Sep 2006 A1
20060226477 Brar et al. Oct 2006 A1
20060226478 Brar et al. Oct 2006 A1
20060237968 Chandrasekaran Oct 2006 A1
20060255360 Brar et al. Nov 2006 A1
20070007945 King et al. Jan 2007 A1
20070045765 Brar et al. Mar 2007 A1
20070069286 Brar et al. Mar 2007 A1
20070114979 Chandrasekaran May 2007 A1
20070120953 Koga et al. May 2007 A1
20070121351 Zhang et al. May 2007 A1
20070159857 Lee Jul 2007 A1
20070222463 Qahouq et al. Sep 2007 A1
20070241721 Weinstein et al. Oct 2007 A1
20070296028 Brar et al. Dec 2007 A1
20070298559 Brar et al. Dec 2007 A1
20070298564 Brar et al. Dec 2007 A1
20080024259 Chandrasekaran et al. Jan 2008 A1
20080054874 Chandrasekaran et al. Mar 2008 A1
20080080219 Sohma Apr 2008 A1
20080111657 Mehrotra et al. May 2008 A1
20080130321 Artusi et al. Jun 2008 A1
20080130322 Artusi et al. Jun 2008 A1
20080137381 Beasley Jun 2008 A1
20080150666 Chandrasekaran et al. Jun 2008 A1
20080205104 Lev et al. Aug 2008 A1
20080224812 Chandrasekaran Sep 2008 A1
20080232141 Artusi et al. Sep 2008 A1
20080298106 Tateishi Dec 2008 A1
20080310190 Chandrasekaran et al. Dec 2008 A1
20080315852 Jayaraman et al. Dec 2008 A1
20080316779 Jayaraman et al. Dec 2008 A1
20090027926 Yang et al. Jan 2009 A1
20090046486 Lu Feb 2009 A1
20090097290 Chandrasekaran Apr 2009 A1
20090109711 Hsu Apr 2009 A1
20090257250 Liu Oct 2009 A1
20090273957 Feldtkeller Nov 2009 A1
20090284994 Lin et al. Nov 2009 A1
20090315530 Baranwal Dec 2009 A1
20100091522 Chandrasekaran Apr 2010 A1
20100123486 Berghegger May 2010 A1
20100149838 Artusi Jun 2010 A1
20100182806 Garrity Jul 2010 A1
20100188876 Garrity Jul 2010 A1
20100254168 Chandrasekaran Oct 2010 A1
20100321958 Brinlee Dec 2010 A1
20100321964 Brinlee Dec 2010 A1
20110038179 Zhang Feb 2011 A1
20110134664 Berghegger Jun 2011 A1
20110149607 Jungreis Jun 2011 A1
20110182089 Genannt Berghegger Jul 2011 A1
20110239008 Lam et al. Sep 2011 A1
20110305047 Jungreis et al. Dec 2011 A1
20120243271 Berghegger Sep 2012 A1
20120294048 Brinlee Nov 2012 A1
Foreign Referenced Citations (11)
Number Date Country
101141099 Mar 2008 CN
201252294 Jun 2009 CN
0 665 634 Aug 1995 EP
57097361 Jun 1982 JP
3-215911 Sep 1991 JP
2000-68132 Mar 2000 JP
WO8700991 Feb 1987 WO
WO 2010083511 Jul 2010 WO
WO 2010083514 Jul 2010 WO
WO 2010114914 Oct 2010 WO
WO 2011116225 Sep 2011 WO
Non-Patent Literature Citations (60)
Entry
Ajram, S., et al., “Ultrahigh Frequency DC-to-DC Converters Using GaAs Power Switches,” IEEE Transactions on Power Electronics, Sep. 2001, pp. 594-602, vol. 16, No. 5, IEEE, Los Alamitos, CA.
“AN100: Application Note using Lx100 Family of High Performance N-Ch JFET Transistors,” AN100.Rev 1.01, Sep. 2003, 5 pp., Lovoltech, Inc., Santa Clara, CA.
“AN101A: Gate Drive Network for a Power JFET,” AN101A.Rev 1.2, Nov. 2003, 2 pp., Lovoltech, Inc., Santa Clara, CA.
“AN108: Applications Note: How to Use Power JFETs® and MOSFETs Interchangeably in Low-Side Applications,” Rev. 1.0.1, Feb. 14, 2005, 4 pp., Lovoltech, Inc., Santa Clara, CA.
Balogh, L., et al., “Power-Factor Correction with Interleaved Boost Converters in Continuous-Inductor-Current Mode,” IEEE Proceedings of APEC, pp. 168-174, 1993, IEEE, Los Alamitos, CA.
Biernacki, J., et al., “Radio Frequency DC-DC Flyback Converter,” Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems, Aug. 8-11, 2000, pp. 94-97, vol. 1, IEEE, Los Alamitos, CA.
Chen, W., et al., “Design of High Efficiency, Low Profile, Low Voltage Converter with Integrated Magnetics,” Proceedings of 1997 IEEE Applied Power Electronics Conference (APEC '97), 1997, pp. 911-917, IEEE, Los Alamitos, CA.
Chen, W., et al., “Integrated Planar Inductor Scheme for Multi-module Interleaved Quasi-Square-Wave (QSW) DC/DC Converter,” 30th Annual IEEE Power Electronics Specialists Conference (PESC '99), 1999, pp. 759-762, vol. 2, IEEE, Los Alamitos, CA.
Chhawchharia, P., et al., “On the Reduction of Component Count in Switched Capacitor DC/DC Convertors,” Hong Kong Polytechnic University, IEEE, 1997, Hung Hom, Kowloon, Hong King, pp. 1395-1401.
Curtis, K., “Advances in Microcontroller Peripherals Facilitate Current-Mode for Digital Power Supplies,” Digital Power Forum '06, 4 pp., Sep. 2006, Darnell Group, Richardson, TX.
Eisenbeiser, K., et al., “Manufacturable GaAs VFET for Power Switching Applications,” IEEE Electron Device Letters, Apr. 2000, pp. 144-145, vol. 21, No. 4, IEEE.
Gaye, M., et al., “A 50-100MHz 5V to -5V, 1W Cuk Converter Using Gallium Arsenide Power Switches,” ISCAS 2000—IEEE International Symposium on Circuits and Systems, May 28-31,2000, pp. I-264-I-267, vol. 1, IEEE, Geneva, Switzerland.
Goldberg, A.F., et al., “Issues Related to 1-10-MHz Transformer Design,” IEEE Transactions on Power Electronics, Jan. 1989, pp. 113-123, vol. 4, No. 1, IEEE, Los Alamitos, CA.
Goldberg, A.F., et al., “Finite-Element Analysis of Copper Loss in 1-10-MHz Transformers,” IEEE Transactions on Power Electronics, Apr. 1989, pp. 157-167, vol. 4, No. 2, IEEE, Los Alamitos, CA.
Jitaru, I.D., et al., “Quasi-Integrated Magnetic an Avenue for Higher Power Density and Efficiency in Power Converters,” 12th Annual Applied Power Electronics Conference and Exposition, Feb. 23-27, 1997, pp. 395-402, vol. 1, IEEE, Los Alamitos, CA.
Kollman, R., et al., “10 MHz PWM Converters with GaAs VFETs,” IEEE 11th Annual Applied Power Electronics Conference and Exposition, Mar. 1996, pp. 264-269, vol. 1, IEEE.
Kuwabara, K., et al., “Switched-Capacitor DC—DC Converters,” Fujitsu Limited, IEEE, 1988, Kawasaki, Japan, pp. 213-218.
Lee, P.-W., et al., “Steady-State Analysis of an Interleaved Boost Converter with Coupled Inductors,” IEEE Transactions on Industrial Electronics, Aug. 2000, pp. 787-795, vol. 47, No. 4, IEEE, Los Alamitos, CA.
Lenk, R., “Introduction to the Tapped Buck Converter,” PCIM 2000, HFPC 2000 Proceedings, Oct. 2000, pp. 155-166.
Liu, W., “Fundamentals of III-V Devices: HBTs, MESFETs, and HFETs/HEMTs,” §5-5: Modulation Doping, 1999, pp. 323-330, John Wiley & Sons, New York, NY.
Maksimović, D., et al., “Switching Converters with Wide DC Conversion Range,” IEEE Transactions on Power Electronics, Jan. 1991, pp. 151-157, vol. 6, No. 1, IEEE, Los Alamitos, CA.
Maxim, Application Note 725, www.maxim-ic.com/an725, Maxim Integrated Products, Nov. 29, 2001, 8 pages.
Middlebrook, R.D., “Transformerless DC-to-DC Converters with Large Conversion Ratios,” IEEE Transactions on Power Electronics, Oct. 1988, pp. 484-488, vol. 3, No. 4, IEEE, Los Alamitos, CA.
Miwa, B.A., et al., “High Efficiency Power Factor Correction Using Interleaving Techniques,” IEEE Proceedings of APEC, 1992, pp. 557-568, IEEE, Los Alamitos, CA.
National Semiconductor Corporation, “LMC7660 Switched Capacitor Voltage Converter,” www.national.com, Apr. 1997, 12 pages.
National Semiconductor Corporation, “LM2665 Switched Capacitor Voltage Converter,” www.national.com, Sep. 2005, 9 pages.
Nguyen, L.D., et al., “Ultra-High-Speed Modulation-Doped Field-Effect Transistors: A Tutorial Review,” Proceedings of the IEEE, Apr. 1992, pp. 494-518, vol. 80, No. 4, IEEE.
Niemela, V.A., et al., “Comparison of GaAs and Silicon Synchronous Rectifiers in a 3.3V Out, 50W DC-DC Converter,” 27th Annual IEEE Power Electronics Specialists Conference, Jun. 1996, pp. 861-867, vol. 1, IEEE.
Ninomiya, T., et al., “Static and Dynamic Analysis of Zero-Voltage-Switched Half-Bridge Converter with PWM Control,” Proceedings of 1991 IEEE Power Electronics Specialists Conference (PESC '91), 1991, pp. 230-237, IEEE, Los Alamitos, CA.
O'Meara, K., “A New Output Rectifier Configuration Optimized for High Frequency Operation,” Proceedings of 1991 High Frequency Power Conversion (HFPC '91) Conference, Jun. 1991, pp. 219-225, Toronto, CA.
Peng, C., et al., “A New Efficient High Frequency Rectifier Circuit,” Proceedings of 1991 High Frequency Power Conversion (HFPC '91) Conference, Jun. 1991, pp. 236-243, Toronto, CA.
Pietkiewicz, A., et al. “Coupled-Inductor Current-Doubler Topology in Phase-Shifted Full-Bridge DC-DC Converter,” 20th International Telecommunications Energy Conference (INTELEC), Oct. 1998, pp. 41-48, IEEE, Los Alamitos, CA.
Plumton, D.L., et al., “A Low On-Resistance High-Current GaAs Power VFET,” IEEE Electron Device Letters, Apr. 1995, pp. 142-144, vol. 16, No. 4, IEEE.
Rajeev, M., “An Input Current Shaper with Boost and Flyback Converter Using Integrated Magnetics,” Power Electronics and Drive Systems, 5th International Conference on Power Electronics and Drive Systems 2003, Nov. 17-20, 2003, pp. 327-331, vol. 1, IEEE, Los Alamitos, CA.
Rico, M., et al., “Static and Dynamic Modeling of Tapped-Inductor DC-to-DC Converters,” pp. 281-288, IEEE, Los Alamitos, CA.
Severns, R., “Circuit Reinvention in Power Electronics and Identification of Prior Work,” Proceedings of 1997 IEEE Applied Power Electronics Conference (APEC '97), 1997, pp. 3-9, IEEE, Los Alamitos, CA.
Severns, R., “Circuit Reinvention in Power Electronics and Identification of Prior Work,” IEEE Transactions on Power Electronics, Jan. 2001, pp. 1-7, vol. 16, No. 1, IEEE, Los Alamitos, CA.
Sun, J., et al., “Unified Analysis of Half-Bridge Converters with Current-Doubler Rectifier,” Proceedings of 2001 IEEE Applied Power Electronics Conference, 2001, pp. 514-520, IEEE, Los Alamitos, CA.
Sun, J., et al., “An Improved Current-Doubler Rectifier with Integrated Magnetics,” 17th Annual Applied Power Electronics Conference and Exposition (APEC), 2002, pp. 831-837, vol. 2, IEEE, Dallas, TX.
Texas Instruments Incorporated, “LT1054, LT1054Y Switched-Capacitor Voltage Converters With Regulators,” SLVS033C, Feb. 1990—Revised Jul. 1998, 25 pages.
Thaker, M., et al., “Adaptive/Intelligent Control and Power Management Reduce Power Dissipation and Consumption,” Digital Power Forum '06, 11 pp., Sep. 2006, Darnell Group, Richardson, TX.
Vallamkonda, S., “Limitations of Switching Voltage Regulators,” A Thesis in Electrical Engineering, Texas Tech University, May 2004, 89 pages.
Wei, J., et al., “Comparison of Three Topology Candidates for 12V VRM,” IEEE APEC, 2001, pp. 245-251, IEEE, Los Alamitos, CA.
Weitzel, C.E., “RF Power Devices for Wireless Communications,” 2002 IEEE MTT-S CDROM, 2002, pp. 285-288, paper TU4B-1, IEEE, Los Alamitos, CA.
Williams, R., “Modern GaAs Processing Methods,” 1990, pp. 66-67, Artech House, Inc., Norwood, MA.
Wong, P.-L., et al., “Investigating Coupling Inductors in the Interleaving QSW VRM,” 15th Annual Applied Power Electronics Conference and Exposition (APEC 2000), Feb. 2000, pp. 973-978, vol. 2, IEEE, Los Alamitos, CA.
Xu, M., et al., “Voltage Divider and its Application in the Two-stage Power Architecture,” Center for Power Electronics Systems, Virginia Polytechnic Institute and State University, IEEE, 2006, Blacksburg, Virginia, pp. 499-505.
Xu, P., et al., “Design and Performance Evaluation of Multi-Channel Interleaved Quasi-Square-Wave Buck Voltage Regulator Module,” HFPC 2000 Proceedings, Oct. 2000, pp. 82-88.
Xu, P., et al., “Design of 48 V Voltage Regulator Modules with a Novel Integrated Magnetics,” IEEE Transactions on Power Electronics, Nov. 2002, pp. 990-998, vol. 17, No. 6, IEEE, Los Alamitos, CA.
Xu, P., et al., “A Family of Novel Interleaved DC/DC Converters for Low-Voltage High-Current Voltage Regulator Module Applications,” IEEE Power Electronics Specialists Conference, Jun. 2001, pp. 1507-1511, IEEE, Los Alamitos, CA.
Xu, P., et al., “A Novel Integrated Current Doubler Rectifier,” IEEE 2000 Applied Power Electronics Conference, Mar. 2000, pp. 735-740, IEEE, Los Alamitos, CA.
Yan, L., et al., “Integrated Magnetic Full Wave Converter with Flexible Output Inductor,” 17th Annual Applied Power Electronics Conference and Exposition (APEC), 2002, pp. 824-830, vol. 2, IEEE, Dallas, TX.
Yan, L., et al., “Integrated Magnetic Full Wave Converter with Flexible Output Inductor,” IEEE Transactions on Power Electronics, Mar. 2003, pp. 670-678, vol. 18, No. 2, IEEE, Los Alamitos, CA.
Zhou, X., et al., “A High Power Density, High Efficiency and Fast Transient Voltage Regulator Module with a Novel Current Sensing and Current Sharing Technique,” IEEE Applied Power Electronics Conference, Mar. 1999, pp. 289-294, IEEE, Los Alamitos, CA.
Zhou, X., et al., “Investigation of Candidate VRM Topologies for Future Microprocessors,” IEEE Applied Power Electronics Conference, Mar. 1998, pp. 145-150, IEEE, Los Alamitos, CA.
Freescale Semiconductor, “Implementing a Digital AC/DC Switched-Mode Power Supply using a 56F8300 Digital Signal Controller,” Application Note AN31 15, Aug. 2005, 24 pp., Chandler, AZ.
Freescale Semiconductor, “Design of a Digital AC/DC SMPS using the 56F8323 Device, Designer Reference Manual, 56800E 16-bit Digital Signal Controllers”, DRM074, Rev. 0, Aug. 2005 (108 pages).
Freescale Semiconductor, “56F8323 Evaluation Module User Manual, 56F8300 16-bit Digital Signal Controllers”, MC56FS323EVMUM, Rev. 2, Jul. 2005 (72 pages).
Freescale Semiconductor, “56F8323/56F8123 Data Sheet Preliminary Technical Data, 56F8300 16-bit Digital Signal Controllers,” MC56F8323 Rev. 17, Apr. 2007 (140 pages).
Power Integrations, Inc., “TOP200-4/14 TOPSwitch® Family Three-terminal Off-line PWM Switch,” Internet Citation http://www.datasheet4u.com/.download.php?id=311769, Jul. 1996, XP002524650, pp. 1-16.
Related Publications (1)
Number Date Country
20100182806 A1 Jul 2010 US
Provisional Applications (1)
Number Date Country
61145654 Jan 2009 US