Patent Grant
9519572
The present invention relates to a virtual machine, and more specifically, to a method and apparatus for creating a software performance testing environment based on a virtual machine.
Software performance testing is an important part for software quality control. In a standard software development flow, each software version has to go through several rounds of performance testing before its release or delivery to a client, so as to guarantee that the software can run normally in the operating environment after delivery. Reliable software performance testing requires consistency between the hardware environment for the testing and the hardware environment where the software is finally deployed for operation. However, in most cases, the target hardware performance of a software product is relatively high, and the hardware environment of the existing software testing platform of a software developer (or software delivering party) always cannot reach such a requirement, while purchasing new hardware devices is restricted by both funds and purchase time. In the practice of software performance testing, the above problem is mainly solved by comprehensively utilizing the approaches of real testing and prediction. In other words, meticulous software performance testing is performed in an existing test environment with a relatively lower hardware performance, and based on the resulting testing result, software performance in a high performance target hardware environment may be predicted. However, this method has drawbacks in the following three aspects: 1. the real testing needs more test cases; 2. the quality of prediction is especially dependent on the experience and expertise of testing staff; 3. in view of the inherent uncertainty of the prediction per se, a conservative performance estimation is always adopted in performance prediction, which leads to an inaccurate performance evaluation, causing extra software development costs or software operating costs.
In recent years, the computer application field witnesses an upsurge of virtual machines and virtualization technology. For virtual machines, the virtualization technology is an integration of technologies of designing virtual computers. The virtualization technology may expand hardware capacity and simplify software re-configuration process. For example, the CPU virtualization technology may emulate a multi-CPU parallel operation using a single CPU and allow running a plurality of operating systems on one platform simultaneously; besides, application programs may run within mutually independent spaces without affecting one another. In this way, working efficiency of a computer can be significantly improved. The existing virtual machine technology may functionally emulate a high performance server on a relatively low performance server. However, such a virtual machine can not provide the operating performance of a real high performance server. Therefore, it cannot be used for software performance testing. In consideration of the extra system overheads of running a virtual environment, software performance testing also expects a hardware environment with performance higher than the target environment. However, this will cause extra software development costs to purchase different hardware devices corresponding to different target hardware environments.
Therefore, there is a need for a method for creating a software performance testing environment based on a virtual machine.
According to one aspect of the present invention, there is provided a method for creating a software performance testing environment based on a virtual machine, comprising: in response to obtaining a hard disk read/write request triggered by a virtual CPU of the virtual machine, notifying a virtual CPU scheduler to record a CPU time quota t1 already consumed by the virtual CPU in a current CPU schedule period; in response to detecting completion of hard disk read/write processing corresponding to the hard disk read/write request, predicting a hard disk read/write latency t corresponding to the hard disk read/write request in a target environment; notifying the virtual CPU scheduler to determine a CPU time quota already consumed by the virtual CPU in the current CPU schedule period based on the recorded CPU time quota t1 and the hard disk read/write latency t; and adjusting a system clock of the virtual machine based on the determined CPU time quota already consumed by the virtual CPU in the current CPU schedule period.
According to another aspect of the present invention, there is provided an apparatus for creating a software performance testing environment based on a virtual machine, comprising: a recording module configured to, in response to obtaining a hard disk read/write request from a disk manager, notify a virtual CPU scheduler to record a CPU time quota t1 already consumed by a virtual CPU issuing the hard disk read/write request in a current CPU schedule period; a predicting module configured to, in response to detecting completion of hard disk read/write processing corresponding to the hard disk read/write request, predict a hard disk read/write latency t corresponding to the hard disk read/write request in a target environment; a determining module configured to notify the virtual CPU scheduler to determine a CPU time quota already consumed by the virtual CPU in the current CPU schedule period based on the recorded CPU time quota t1 and the hard disk read/write latency t; and an adjusting module configured to adjust a system clock of the virtual machine based on the determined CPU time quota already consumed by the virtual CPU in the current CPU schedule period.
By virtue of the method and apparatus for creating a software performance testing environment based on a virtual machine according to the embodiments of the present invention, it is enabled to obtain, in the software performance testing environment created based on the virtual machine, a software performance testing result consistent with the result obtained under a highly configured server in a target environment.
Through more detailed description of exemplary embodiments of the present disclosure in conjunction with the accompanying drawings, the above and other objects, features and advantages of the present disclosure would become more apparent, wherein the same reference numeral generally refers to the same component in the exemplary embodiments of the present disclosure.
Some preferable embodiments would be described in more detail with reference to the accompanying drawings, in which the preferable embodiments of the present disclosure have been illustrated. However, it shall be understood that the present disclosure can be implemented in various manners, and thus should not be construed to be limited to the embodiments disclosed herein. On the contrary, those embodiments are provided for the thorough and complete understanding of the present disclosure, and completely conveying the scope of the present disclosure to those skilled in the art.
As shown in
The system bus 18 indicates one or more of a plurality of bus structures, including a memory bus or a memory controller, a peripheral bus, a graphic acceleration port, a processor, or a local bus using any bus structure in the plurality of bus structures. For example, the above hierarchical structures include, but not limited to, an industrial standard architecture (ISA) bus, a MicroChannel Architecture (MAC) bus, an enhanced-ISA bus, a video electronic standard association (VESA) local bus, and a peripheral component interconnection (PCI) bus.
The computer system/server 12 typically comprises various kinds of computer system-readable mediums. These mediums may be any available mediums accessible by the computer system/server 12, comprising volatile and non-volatile mediums, mobile and non-mobile mediums.
The system memory 28 may comprise a computer system readable medium in a form of volatile memory, for example, a random access memory (RAM) 30 and/or a cache memory 32. The computer system/server 12 may further comprise other mobile/non-mobile, volatile/non-volatile computer system storage mediums. As an example, the memory system 34 may be used to read/write a non-mobile, non-volatile magnetic medium (not shown in
A program/utility tool 40 comprising a set (at least one) of a program module 42 may be stored in for example the memory 28; such program module 42 comprises, but not limited to, an operating system, one or more applications, other program modules, and program data, and each of these examples or a certain combination thereof might comprise implementation of a network environment. The program module 42 generally executes the functions and/or methods in the embodiments as described according to the present invention.
The computer system/server 12 may also communicate with one or more peripheral devices 14 (for example, a keypad, a pointing device, a display 24, etc.), and may also communicate with one or more device that enable the user to interact with the computer system/server 12, and/or communicate with any device (for example, network card, modem, etc.) that enables the computer system/server 12 to communicate with one or more other computing devices. Such communication may be performed via an input/output (I/O) interface 22. Moreover, the computer system/server 12 may also communicate with one or more networks (for example, a local area network (LAN), a wide area network (WAN), and/or a public network, for example, Internet). As shown in the figure, a network adaptor 20 communicates with other modules of the computer system/server 12 via the bus 18. It should be appreciated that although not shown in the figure, other hardware and/or software modules may be used in combination with the computer system/server 12, including, but not limited to, micro-code, device driver, redundancy processing unit, external disk driving array, RAID system, magnetic tape driver, and a data backup storage system, etc.
Now, reference is made to
According to one embodiment of the present invention, said in response to detecting completion of hard disk read/write processing corresponding to the hard disk read/write request, predicting a hard disk read/write latency t corresponding to the hard disk read/write request in a target environment comprises: determining that the hard disk read/write request belongs to a hard disk read/write request that would not occur in the target environment, and predicting that, in the target environment, the hard disk read/write latency t corresponding to the hard disk read/write request is equal to 0.
According to one embodiment of the present invention, said in response to detecting completion of hard disk read/write processing corresponding to the hard disk read/write request, predicting a hard disk read/write latency t corresponding to the hard disk read/write request in a target environment comprises: determining that the hard disk read/write request belongs to a hard disk read/write request that would occur in the target environment, and predicting the hard disk read/write latency t corresponding to the hard disk read/write request in the target environment based on a time when the hard disk read/write processing is completed. In particular, the time Ta when the hard disk read/write request is obtained may be recorded in step S301; and the time Tb when the hard disk read/write processing is completed is recorded in step S302. The ratio k of the hard disk read/write speed of the server in the target environment to the hard disk read/write speed of the current physical machine where the virtual machine is located is obtained, thereby predicting the hard disk read/write latency t=(Tb−Ta)/k corresponding to the hard disk read/write request in the target environment.
For steps S508, S512, S608, and S612 of adjusting the system clock in
Since the software performance testing index is closely associated with a task processing delay, reasonable control of the system clock of the virtual machine can obtain, in the created low configured software testing environment, a software performance testing result consistent with the result under a highly configured server in the target environment, which saves the costs for software testing. The implementation logic for the embodiment of
Various embodiments of implementing the method of the present invention have been described above with reference to the drawings. Those skilled in the art would appreciate that the above method may be implemented by software in a virtual machine manager or by hardware in the virtual machine manager, or by a combination of software and hardware. Moreover, those skilled in the art would appreciate that by performing various steps in the above method by software, hardware or a combination of hardware or software, an apparatus for creating a software performance testing environment based on a virtual machine may be provided. Even if the present apparatus is identical to a general-purpose processing apparatus in the hardware structure, due to the role played by the software therein, the present apparatus exhibits a characteristic distinguishable from the general-purpose processing apparatus, which thereby forms the apparatus according to various embodiments of the present invention.
Based on the same inventive concept, the present invention further provides an apparatus for creating a software performance testing environment based on a virtual machine.
According to one embodiment of the present invention, the predicting module 702 is further configured to: determine that the hard disk read/write request belongs to a hard disk read/write request that would not occur in the target environment, and to predict that, in the target environment, the hard disk read/write latency t corresponding to the hard disk read/write request is equal to 0.
According to one embodiment of the present invention, the recording module 701 is further configured to notify the virtual CPU scheduler to cause the virtual CPU to suspend its work; the predicting module is further configured to cause the suspended virtual CPU to resume its work; and the determining module is further configured to notify the virtual CPU scheduler to set the CPU time quota already consumed by the virtual CPU in the current CPU schedule period to t1.
According to one embodiment of the present invention, the predicting module 702 is further configured to: determine that the hard disk read/write request belongs to a hard disk read/write request that would occur in a target environment, and to predict a hard disk read/write latency t corresponding to the hard disk read/write request in the target environment based on the time when the hard disk read/write processing is completed.
According to one embodiment of the present invention, the predicting module 702 is further configured to: notify the hard disk read/write latency t to the virtual CPU scheduler and notify the virtual CPU scheduler to cause the suspended virtual CPU to resume its work; and the determining module is further configured to set the CPU time quota already consumed by the virtual CPU in the current CPU schedule period to t+t1.
According to one embodiment of the present invention, the predicting module 702 is further configured to: record a CPU time quota t2 already consumed by the virtual CPU in the current CPU schedule period; to determine that the hard disk read/write request belongs to a hard disk read/write request that would not occur in the target environment, and to predict that, in the target environment, the hard disk read/write latency t corresponding to the hard disk read/write request is equal to 0; and the determining module is further configured to determine a CPU time quota already consumed by the virtual CPU in the current CPU schedule period based on the recorded CPU time quotas t1, t2 already consumed by the virtual CPU in the CPU schedule period and the hard disk read/write latency t equal to 0. According to one embodiment of the present invention, the determining module 703 is further configured to notify the virtual CPU scheduler to set the CPU time quota already consumed by the virtual CPU in the current CPU schedule period to t2.
According to one embodiment of the present invention, the predicting module 702 is further configured to: record a CPU time quota t2 already consumed by the virtual CPU in the current CPU schedule period; to determine that the hard disk read/write request belongs to a hard disk read/write request that would occur in the target environment, and to predict the hard disk read/write latency t corresponding to the hard disk read/write request in the target environment based on the time when the hard disk read/write processing is completed; and the determining module 703 is further configured to notify the virtual CPU scheduler to determine a CPU time quota already consumed by the virtual CPU in the current CPU schedule period based on the recorded CPU time quotas t1, t2 already consumed by the virtual CPU and the hard disk read/write latency t. According to one embodiment of the present invention, the determining module 703 is further configured to: in response to t being less than or equal to (t241), set the CPU time quota already consumed by the virtual CPU in the current CPU schedule period to t2; in response to t being greater than (t241), set the CPU time quota already consumed by the virtual CPU in the current CPU schedule period to t1+t.
According to one embodiment of the present invention, wherein said determining that the hard disk read/write request belongs to a hard disk read/write request that would not occur in the target environment is performed as follows: obtaining a memory access request of the virtual machine; determining that the memory access request needs a physical machine of the virtual machine to perform a hard disk read/write operation; in response to determining that the memory access request needs the hard disk read/write operation to be performed in the target environment, marking the hard disk read/write request triggered by the memory access request in the physical machine of the virtual machine.
The specific implementation of each of the above modules is referred to the detailed description in the method of creating a software performance testing environment based on a virtual machine according to the embodiments of the present invention, which would not be detailed here one by one.
The present invention may be a system, method, and/or computer program product. The computer program product may comprise a computer readable storage medium, with computer readable program instructions enabling the processor to implement various aspects of the present invention embodied thereon.
The computer readable storage medium may be a tangible device that may retain and store instructions for use by an instruction execution device. The computer readable storage medium may be, for example, but not limited to, an electronic storage device, a magnetic storage device, an optical storage device, an electromagnetic storage device, a semiconductor storage device, or any suitable combination of the foregoing. More specific examples of the computer readable storage medium (in a non-exhaustive list) includes: a portable computer diskette, a hard disk, a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or Flash memory), a static random access memory (SRAM), a portable compact disc read-only memory (CD-ROM), a digital versatile disk (DVD), a memory stick, a floppy disk, a mechanically encoded device such as punch-cards or raised structures in a groove having instructions recorded thereon, and any suitable combination of the foregoing. A computer readable storage medium, as used herein, is not to be construed as being transitory signals per se, such as radio waves or other freely propagating electromagnetic waves, electromagnetic waves propagating through a waveguide or other transmission media (e.g., light pulses passing through a fiber-optic cable), or electrical signals transmitted through a wire.
Computer readable program instructions described herein can be downloaded to respective computing/processing devices from a computer readable storage medium or to an external computer or external storage device via a network, for example, the Internet, a local area network, a wide area network and/or a wireless network. The network may comprise copper transmission cables, optical transmission fibers, wireless transmission, routers, firewalls, switches, gateway computers and/or edge servers. A network adapter card or network interface in each computing/processing device receives computer readable program instructions from the network and forwards the computer readable program instructions for storage in a computer readable storage medium within the respective computing/processing device.
Computer program instructions for carrying out operations of the present invention may be assembler instructions, instruction-set-architecture (ISA) instructions, machine instructions, machine dependent instructions, microcode, firmware instructions, state-setting data, or either source code or object code written in any combination of one or more programming languages, including an object oriented programming language such as Java, Smalltalk, C++ or the like, and conventional procedural programming languages, such as the “C” programming language or similar programming languages. The computer readable program instructions may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server. In the latter scenario, the remote computer may be connected to the user's computer through any type of network, including a local area network (LAN) or a wide area network (WAN), or the connection may be made to an external computer (for example, through the Internet using an Internet Service Provider). In some embodiments, electronic circuitry including, for example, programmable logic circuitry, field-programmable gate arrays (FPGA), or programmable logic arrays (PLA) may execute the computer readable program instructions by utilizing state information of the computer readable program instructions to personalize the electronic circuitry, in order to perform aspects of the present invention.
Aspects of the present invention are described herein with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems), and computer program products according to embodiments of the invention. It would be understood that each block of the flowchart illustrations and/or block diagrams, and combinations of blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer readable program instructions.
These computer readable program instructions may be provided to a processor of a general purpose computer, special purpose computer, or other programmable data processing apparatus to produce a machine, such that the instructions, when executed by the processor of the computer or other programmable data processing apparatus, create means for implementing the functions/actions as specified in one or more blocks in the flowchart and/or block diagram. These computer readable program instructions may also be stored in a computer readable storage medium that can direct a computer, a programmable data processing apparatus, and/or other devices to function in a particular manner, such that the computer readable storage medium having instructions stored therein comprises an article of manufacture including instructions which implement aspects of the functions/actions as specified in one or more blocks in the flowchart and/or block diagram.
The computer readable program instructions may also be loaded onto a computer, other programmable data processing apparatus, or other device to cause a series of operational steps to be performed on the computer, other programmable apparatus or other device to produce a computer implemented process, such that the instructions which are executed on the computer, other programmable apparatus, or other device implement the functions/actions as specified in one or more blocks in the flowchart and/or block diagram.
The flowchart and block diagrams in the Figures illustrate the architecture, functionality, and operation of possible implementations of systems, methods and computer program products according to various embodiments of the present invention. In this regard, each block in the flowchart or block diagrams may represent a module, segment, or portion of code, which comprises one or more executable instructions for implementing the specified logical function(s). It should also be noted that, in some alternative implementations, the functions noted in the block may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It would also be noted that each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems that perform the specified functions or acts, or combinations of special purpose hardware and computer instructions.
The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations would be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2014 1 0127561 | Mar 2014 | CN | national |
| Number | Name | Date | Kind |
|---|---|---|---|
| 8069372 | Natvig | Nov 2011 | B2 |
| 20070226449 | Akimoto | Sep 2007 | A1 |
| 20090088884 | Yuan et al. | Apr 2009 | A1 |
| 20130024729 | Salloum et al. | Jan 2013 | A1 |
| 20130055250 | Pechanee et al. | Feb 2013 | A1 |
| 20140089509 | Akolkar | Mar 2014 | A1 |
| Number | Date | Country |
|---|---|---|
| WO2008027831 | Mar 2008 | WO |
| Entry |
|---|
| Kim et al., “Software Performance Test Automation by Using the Virtualization,” IT Convergence and Security 2012, Lecture Notes in Electrical Engineering, vol. 215, 2013, Date: Dec. 11, 2012, springer.com/chapter/10.1007/978-94-007-5860-5—143, Abstract Only. |
| Kim et al., “Software Performance Testing Scheme Using Virtualization Technology,” ICUT '09, Proceedings of the 4th International Conference on Ubiquitous Information Technologies & Applications, 2009 ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=5405721&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs—all.jsp%3Farnumber%3D5405721 , Dec. 20-22, 2009, Abstract Only. |
| “Shunra Works With HP to Extend Mobile Application Performance Testing” Press Release, Reuters, Oct. 16, 2012, hundra.com/products/shunra-network-virtualization , http://www.reuters.com/article/2012/10/16/idUS157588+16-Oct-2012+BW20121016. |
| “New! Application Performance Testing in a Virtual Environment,” Free Network Virtualization Trial, Virtualization Software Trial, HP Official Site, shunra.com/shunrablog/index.php/2010/06/07/new-application-performance-testing-in-a-virtual-environment/, last downloaded Mar. 31, 2015. |
| List of IBM Patents or Patent Applications Treated as Related. |
| Number | Date | Country | |
|---|---|---|---|
| 20150278079 A1 | Oct 2015 | US |
