The present application claims priority pursuant to 35 U.S.C. §119 from Japanese patent application number 2020-196801 filed on Nov. 27, 2020, the entire disclosure of which is hereby incorporated by reference herein.
The present disclosure relates to a current detection circuit and a power supply circuit.
Power supply circuits includes a resonant power supply circuit comprising a resonant circuit (for example, see Japanese Patent Application Publication Nos. 2005-51918, 2005-198457, 2013-99037, and 2016-96702).
In the resonant power supply circuit, for example, when a switching frequency drops below a predetermined resonance frequency, so-called off-resonance may occur and a through current may flow through a switching device. Thus, a control integrated circuit (IC) used in the power supply circuit controls the switching device based on a timing at which the polarity of the resonant current changes, so as to prevent occurrence of off-resonance.
In general, a change in the polarity of the resonant current is detected based on a voltage of a shunt resistor through which the resonant current flows. However, when the resistance value of the shunt resistor is small, a change in the polarity may not be correctly detected. Meanwhile, when the resistance value of the shunt resistor is increased, the polarity of the resonant current can be accurately detected but the power consumption in the shunt resistor increases.
The present disclosure is directed to provision of a current detection circuit capable of accurately detecting a polarity of a resonant current while reducing power consumption.
An aspect of the present disclosure is a current detection circuit configured to detect a resonant current of a power supply circuit, the power supply circuit including a resonant circuit that has an inductor, and a first capacitor having a first end and a second end, the current detection circuit comprising: a second capacitor having a first end and a second end, the first end thereof being coupled to the first end of the first capacitor; and a non-linear circuit provided between the second end of the second capacitor and the second end of the first capacitor.
Another aspect of the present disclosure is a power supply circuit configured to generate an output voltage of a target level from an input voltage, the power supply circuit comprising: a resonant circuit including an inductor, and a first capacitor having a first end and a second end; first and second switching devices configured to control a resonant current of the resonant circuit; a current detection circuit configured to detect the resonant current; and an integrated circuit having a first terminal to receive a detection voltage corresponding to the resonant current, and a second terminal to receive a feedback voltage corresponding to the output voltage, the integrated circuit being configured to control switching of the first and second switching devices, wherein the current detection circuit includes a second capacitor having a first end and a second end, the first end thereof being coupled to the first end of the first capacitor, and a non-linear circuit provided between the second end of the second capacitor and the second end of the first capacitor, the current detection circuit being configured to output a voltage from the second end of the second capacitor as the detection voltage.
At least following matters will become apparent from the descriptions of the present specification and the accompanying drawings.
<<<Outline of Switching Power Supply Circuit 10>>>
The switching power supply circuit 10 includes capacitors 20, 21, and 32, N-type metal-oxide-semiconductor (NMOS) transistors 22 and 23, a transformer 24, a control block 25, diodes 30 and 31, a voltage regulator circuit 33, and a light emitting diode 34.
The capacitor 20 stabilizes the voltage between a power supply line to receive the input voltage Vin and a ground line to receive a ground voltage GND, and removes noise and the like.
The capacitor 21 is a so-called resonant capacitor that configures a resonant circuit with a primary coil L1 and a leakage inductance of the transformer 24. Note that illustration of the leakage inductance is omitted in
The NMOS transistor 22 is a high-side power transistor and the NMOS transistor 23 is a low-side power transistor. Note that the NMOS transistor 22 corresponds to a “first switching device” and the NMOS transistor 23 corresponds to a “second switching device”.
A diode D1 is a body diode of the NMOS transistor 22 and a diode D2 is a body diode of the NMOS transistor 23. The diodes D1 and D2 operate as so-called freewheeling diodes.
Although the NMOS transistors 22 and 23 are used as the switching devices in an embodiment of the present disclosure, for example, P-type metal-oxide-semiconductor (PMOS) transistors or bipolar transistors may be used as the switching devices. When the bipolar transistors are used as the switching devices, it is only needed to provide external diodes that function as the freewheeling diodes.
The transformer 24 includes the primary coil L1 and secondary coils L2 and L3. The primary coil L1 is insulated from the secondary coils L2 and L3. In the transformer 24, voltages are generated in the secondary coils L2 and L3 on the secondary side according to a variation in a voltage across the primary coil L1 on the primary side. Note that each of the primary coil L1 and the secondary coils L2 and L3 is an “inductor”.
Moreover, the primary coil L1 has one end coupled to a source of the NMOS transistor 22 and a drain of the NMOS transistor 23, and the other end coupled to a source of the NMOS transistor 23 through the capacitor 21.
Accordingly, when switching of the NMOS transistors 22 and 23 are started, the voltages of the secondary coils L2 and L3 vary. The primary coil L1 and the secondary coils L2 and L3 are electromagnetically coupled with the same polarity.
The control block 25 is a circuit block that controls the switching of the NMOS transistors 22 and 23, and the details thereof will be described later.
The diodes 30 and 31 rectifies the voltages of the secondary coils L2 and L3, and the capacitor 32 smooths the rectified voltage. As a result, the smoothed output voltage Vout is generated in the capacitor 32. Note that the output voltage Vout results in a direct-current voltage of the target level.
The voltage regulator circuit 33 generates a constant direct-current voltage, and is configured using, for example, a shunt regulator.
The light emitting diode 34 is an element that emits light with an intensity corresponding to a difference between the output voltage Vout and an output of the voltage regulator circuit 33, and configures a photocoupler with a phototransistor 52 which will be described later. In an embodiment of the present disclosure, when the level of the output voltage Vout increases, the intensity of the light from the light emitting diode 34 increases.
<<<Control Block 25>>>
The control block 25 includes a current detection circuit 50, a control IC 51, the phototransistor 52, and capacitors 53 and 54.
<<Current Detection Circuit 50>>
The current detection circuit 50 receives a resonant current generated by the primary coil L1 and the capacitor 21, and outputs a voltage Vis corresponding to a current value of the resonant current and a voltage Va used to detect a direction (polarity) of a flow of the resonant current. Note that the voltage Va of the current detection circuit 50 corresponds to a “detection voltage”.
Meanwhile, when the NMOS transistor 22 is turned off and the NMOS transistor 23 is turned on, the resonant current circulates through the NMOS transistor 23, the capacitor 21, the current detection circuit 50a, and the primary coil, as illustrated by dotted lines in
Note that, in an embodiment of the present disclosure, the direction of the resonant current illustrated in
As illustrated in
The capacitor 60 is an element that divides the resonant current while protecting the current detection circuit 50a from a high voltage generated in the primary coil. The capacitor 60 has one end coupled to one end of the capacitor 21. The diode 61 is a non-linear element coupled in series with the capacitor 60 such that the current Is will flow in the positive direction. The diode 61 has an anode coupled to the capacitor 60 and a cathode coupled to the resistor 63.
The diode 62 is a non-linear element coupled in anti-parallel with the diode 61 such that the current Is will flow in the negative direction. The diode 62 has an anode coupled to the resistor 63 and a cathode coupled to the capacitor 60.
Note that “anti-parallel coupling” refers to a state in which two diodes are coupled to each other with a forward direction of one diode being opposite to a forward direction of the other diode. Accordingly, when the two diodes are coupled in anti-parallel with each other, a current flows in the positive and negative directions.
The resistor 63 is a shunt resistor that generates a voltage Vis corresponding to the current value of the current Is. Note that, in an embodiment of the present disclosure, a forward voltage of the diodes 61 and 62 is referred to as voltage Vf. Moreover, a voltage at a node at which the anode of the diode 61 (cathode of the diode 62) and the capacitor 60 are coupled is referred to as voltage Va. Furthermore, the capacitor 60 corresponds to a “second capacitor”, the diode 61 corresponds to a “first diode”, the diode 62 corresponds to a “second diode”, and the resistor 63 corresponds to a “first resistor”.
In this case, the diode 61 out of the diodes 61 and 62 is turned on. Accordingly, a voltage Vd of the anode of the diode 61 with respect to the cathode of the diode 61 is the positive voltage Vf. Accordingly, the voltage Va at the node at which the anode of the diode 61 and the capacitor 60 are coupled is a voltage (Vis+Vf) which is the sum of the voltage Vis and the voltage Vf.
Next, for example, when the NMOS transistor 22 is turned off and the NMOS transistor 23 is turned on at time t1, the current Is in the negative direction illustrated in
In this case, the diode 62 out of the diodes 61 and 62 is turned on. Accordingly, the voltage Vd results in the negative voltage Vf and the voltage Va thus becomes a negative voltage (−(Vis+Vf)). Moreover, when the NMOS transistor 22 is turned on again at time t2, the positive current similar to that at time t0 flows. Accordingly, operations of time t0 to time t2 are repeated at and after time t2.
As apparent from
<<Control IC 51>>
The control IC 51 is an integrated circuit that controls the switching of the NMOS transistors 22 and 23, and has terminals FB, A, IS, CA, HO, and LO.
The terminal FB is to receive a feedback voltage Vfb corresponding to the output voltage Vout, and is coupled to the phototransistor 52 and the capacitor 53. The phototransistor 52 causes a bias current I1 having a magnitude corresponding to the intensity of the light from the light emitting diode 34 to flow from the terminal FB to the ground. Accordingly, the phototransistor 52 operates as a transistor that generates a sink current. The capacitor 53 is provided to remove noise between the terminal FB and the ground.
The terminal A is to receive the voltage Va from the current detection circuit 50a, and the terminal IS is to receive the voltage Vis from the current detection circuit 50a.
Incidentally, the current value of the resonant current changes depending on input power of the switching power supply circuit 10. The input power of the switching power supply circuit 10 changes with power consumed in the load 11, in other words, a current (hereinafter, referred to as “load current”) flowing through the load 11 when the output voltage Vout is at the target level. Accordingly, the resonant current changes with the load current.
The terminal CA is to receive a voltage Vca corresponding to the magnitude of the input power of the switching power supply circuit 10, in other words, the load current. The capacitor 54 is coupled to the terminal CA, which will be described later in detail.
The terminal HO is a terminal from which a drive signal Vdr1 for driving the NMOS transistor 22 is to be outputted, and to which a gate of the NMOS transistor 22 is coupled. The terminal LO is a terminal from which a drive signal Vdr2 for driving the NMOS transistor 23 is to be outputted, and to which a gate of the NMOS transistor 23 is coupled.
Note that, in an embodiment of the present disclosure, the terminal A of the control IC 51 corresponds to a “first terminal”, the terminal FB of the control IC 51 corresponds to a “second terminal”, and the terminal IS of the control IC 51 corresponds to a “third terminal”.
<<Details of Control IC 51>>>
Resistor 70 and Feedback Voltage Vfb
Vfb=Vdd−R×I1 1)
where a resistance value of the resistor 70 is “R”.
As described above, in an embodiment of the present disclosure, the current value of the bias current I1 increases with a rise in the output voltage Vout. Accordingly, when the output voltage Vout rises, the feedback voltage Vfb drops.
Load Detection Circuit 71
The load detection circuit 71 outputs the voltage Vca corresponding to the power consumption of the load 11. Specifically, the load detection circuit 71 integrates the voltage Vis that is based on the current Is in the positive direction, with the capacitor 54 coupled to the terminal CA, and outputs the resultant voltage as the voltage Vca. The load detection circuit 71 obtains the voltage Vis in a period of time during which the NMOS transistor 22 is on as the voltage Vis that is based on the current Is in the positive direction, in response to an instruction from the control circuit 73 (described later).
Note that, as described above, the current value of the resonant current of the primary coil L1 increases with the input power of the switching power supply circuit 10. Moreover, the input power of the switching power supply circuit 10 increases with the power consumed in the load 11. Accordingly, the voltage Vca applied to the terminal CA rises with an increase in the power consumption of the load 11. Note that the voltage Vca of the load detection circuit 71 corresponds to a “result of a detection”.
Polarity Determination Circuit 72
The polarity determination circuit 72 determines the polarity of the resonant current based on the voltage Va. As illustrated in
The level shift circuit 100 shifts the level of the voltage Va that changes about 0 V (zero volt), and outputs the resultant voltage as a voltage Vx. The level shift circuit 100 shifts the level of the voltage Va such that the center level of the voltage Va is a predetermined level. Here, the “predetermined level” is, for example, a level (Vdd/2=2.5 V) that is a half of the predetermined power supply voltage Vdd (e.g., 5 V) generated in the control IC 51. The level shift circuit 100 includes, for example, a buffer circuit (or an inverting amplifier circuit) and a voltage divider circuit in which the power supply voltage Vdd is applied to the high voltage side and the voltage Va is applied to the low voltage side.
The comparator 101 determines the polarity of the current Is based on the voltage Vx. Specifically, the comparator 101 compares the voltage Vx with a voltage V1 (e.g., V1=Vdd/2(=2.5 V)) that is the center level of the voltage Vx. Upon the voltage Vx exceeding the voltage V1, the comparator 101 outputs a high-level (hereinafter, high or high-level) voltage Vc indicating that the current Is flows in the positive direction. Meanwhile, upon the voltage Vx dropping below the voltage V1, the comparator 101 outputs a low-level (hereinafter, low or low-level) voltage Vc indicating that the current Is is flowing in the negative direction.
As a result, the level of the voltage Vx from the level shift circuit 100 exceeds the voltage V1 (=Vdd/2) which is the center level. Accordingly, the comparator 101 outputs the high voltage Vc indicating that the positive current Is is flowing.
Then, when the NMOS transistor 23 of
As a result, the level of the voltage Vx from the level shift circuit 100 drops below the voltage V1 (=Vdd/2) which is the center level. Accordingly, the comparator 101 outputs the low voltage Vc indicating that the negative current Is is flowing. As such, the polarity determination circuit 72 can determine the polarity of the current Is based on the voltage Vx (i.e., the voltage Va) that greatly changes in the vicinity of the reversal of the polarity, and output the voltage Vc indicating the result of the determination thereof.
Control Circuit 73 and Drive Circuit 74
The control circuit 73 outputs a signal Vs1 for switching the high-side NMOS transistor 22 and a signal Vs2 for switching the low-side NMOS transistor 23, based on the feedback voltage Vfb, the voltage Vca, and the voltage Vc. The drive circuit 74 is a buffer circuit that outputs the drive signals Vdr1 and Vdr2 of the same logic levels as the logic levels of the signals Vs1 and Vs2, respectively.
Here, the control IC 51 causes the switching power supply circuit 10 to operate in a normal mode when the load current is high, and causes the switching power supply circuit 10 to operate in a burst mode when the load current is low. In this case, the “normal mode” is, for example, a mode in which the switching operation is performed continuously without being intermittently stopped. The “burst mode” is, for example, a mode in which the switching operation is intermittently stopped. Moreover, the “load current is high” is, for example, the case where the current flowing through the load 11 is equal to or higher than a predetermined value (e.g., 1 A) and the “load current is low” is, for example, the case where the current flowing through the load 11 is less than the predetermined value (so-called, light load).
The control circuit 73 outputs the signals Vs1 and Vs2 according to the operation mode, based on the voltage Vca that increases with the load current. Specifically, when the voltage Vca exceeds a predetermined level, the control circuit 73 outputs the signals Vs1 and Vs2 with a duty ratio of the high level of 50%, as illustrated in an upper section of
Moreover, the switching power supply circuit 10 is the LLC resonant converter, and thus, for example, a relationship of
Here, the control circuit 73 changes the frequencies of the signals Vs1 and Vs2 based on the feedback voltage Vfb such that the level of the output voltage Vout reaches the target level. Specifically, the control circuit 73 increases the frequencies of the signals Vs1 and Vs2 when the feedback voltage Vfb rises with the output voltage Vout. As a result, the output voltage Vout of the switching power supply circuit 10 drops.
Meanwhile, the control circuit 73 reduces the frequencies of the signals Vs1 and Vs2 when the feedback voltage Vfb decreases with the output voltage Vout. As a result, the output voltage Vout of the switching power supply circuit 10 increases. Accordingly, the switching power supply circuit 10 can generate the output voltage Vout of the target level.
Incidentally, for example, such a phenomenon, i.e., off-resonance, in which the frequencies of the signals Vs1 and Vs2 drop below the predetermined resonance frequency when the input voltage Vin and the output voltage Vout change, may occur.
For example, when off-resonance occurs in a period of time in which the NMOS transistor 22 is on, the following phenomenon occurs.
First, as indicated by dashed-dotted lines in
Thus, the control circuit 73 according to an embodiment of the present disclosure controls periods of time in which the signals Vs1 and Vs2 are high based on the voltage Vc indicating the polarity of the resonant current such that off-resonance does not occur. Specifically, when it is detected that the negative resonant current flows while the signal Vs1 is high, the control circuit 73 changes the level of the signal Vs1 to low.
Meanwhile, when it is detected that the positive resonant current flows while the signal Vs2 is high, the control circuit 73 changes the level of the signal Vs2 to low. This can prevent a current from flowing through the diodes D1 and D2 in an inappropriate period of time, thereby being able to minimize the occurrence of a through current.
<<Current Detection Circuit 50b>>
In the present specification, configurations given the same reference numerals are the same. Thus, the resistor 64 will be described here. The resistor 64 is an element for increasing the voltage Va when the current Is is low, and is coupled in series with the capacitor 60 and the resistor 63, and coupled in parallel with the diodes 61 and 62. Here, the resistance value of the resistor 63 is referred to as R1 and the resistance value of the resistor 64 is referred to as R2. Moreover, it is assumed that the resistance value R2 is greater than the resistance value R1. Note that the resistor 64 corresponds to a “second resistor”.
For example, as illustrated from time t20 to time t21 in
Then, for example, from time t21 to time t22, when the current Is flowing through the resistor 64 increases, the voltage Vr across the resistor 64 increases and exceeds the voltage Vf of the diode 61. Accordingly, the diode 61 is turned on, and thus the voltage Va results in the voltage (Vis+Vf) that is equal to the sum of the voltage Vis of the resistor 63 and the voltage Vf of the diode 61, as in the current detection circuit 50a of
Then, when the positive current Is decreases from time t22 to time t23, the voltage Va results in the voltage according to the current value of the current Is and the value (=R1+R2) of the combined resistance of the resistors 63 and 64, as in the period of time from time t20 to time 21. When the current Is in the negative direction flows in the current detection circuit 50b from time t23 to time t26, the diode 62 is turned on instead of the diode 61 from time t24 to time t25.
As such, in the current detection circuit 50b, even if the current Is is low, the current Is flows through the resistors 63 and 64 coupled in series. Accordingly, a change in the voltage Va can be increased in the vicinity of the point at which the current Is is zero. Moreover, when the current Is is increased, no current Is flows through the resistor 64 which has the large resistance value R2. As a result, the power consumption of the current detection circuit 50b can be reduced.
<<Current Detection Circuit 50c>>
When
<<Current Detection Circuit 50d>>
Here, when
<<Current Detection Circuit 50e>>
Here, when
<<Current Detection Circuit 50f>>
Here, when
<<Control IC 55>>
Configurations (e.g., terminals, elements, and circuits) given by the same reference numerals are the same between
As explained in, for example,
Summary
The switching power supply circuit 10 according to an embodiment of the present disclosures has been described above. The current detection circuit 50a includes the diodes 61 and and the resistor 63 that are a non-linear circuit as illustrated in, for example,
Further, in the current detection circuit 50a, one end of the capacitor 21 (first capacitor) and one end of the capacitor 60 (second capacitor) are coupled to each other. Moreover, in the current detection circuit 50a, the non-linear circuit provided between the other end of the capacitor 21 (first capacitor) and the other end of the capacitor 60 (second capacitor) includes the two diodes 61 and 62 and the resistor 63. However, the present disclosure is not limited thereto.
For example, the “non-linear circuit” may be configured with the one diode 230 and the resistor 63, as in the current detection circuit 50f of
Further, although, for example, the diodes 61 and 62 are provided between the capacitor 60 and the resistor 63 in an embodiment of the present disclosures, for example, a configuration may be such that the resistor 63 is coupled to the capacitor 60 and the diodes 61 and 62 are coupled to the resistor 63. However, in this case, a voltage at a node at which the resistor 63 and the capacitor 60 are coupled is inevitably affected by the diodes 61 and 62. Accordingly, in the case where the current Is corresponding the load is to be measured, it is preferable to provide the diodes 61 and 62 between the capacitor 60 and the resistor 63.
Further, in the current detection circuit 50a, the two diodes 61 and 62 are provided such that the current Is can flow in both directions. Accordingly, the waveform of the voltage Va in the case where the current Is flows in the positive direction can be made substantially the same as that in the case where the current Is flows in the negative direction.
Further, as illustrated in the current detection circuit 50c of
Further, as illustrated in the current detection circuit 50d of
Further, as illustrated in the current detection circuit 50e of
Further, as illustrated in the current detection circuit 50b of
Further, in the current detection circuit 50b, the resistance value R2 of the resistor 64 is greater than the resistance value R1 of the resistor 63. However, when the voltage across the resistor 64 exceeds the voltage Vf of the diodes 61 and 62, the diodes 61 and 62 are turned on, and thus no current Is flows through the resistor 64. Accordingly, the current detection circuit 50b can accurately detect the polarity of the resonant current while reducing power consumption.
Further, the control ICs 51 and 55 can reduce occurrence of off-resonance by using the voltage Va from the current detection circuit 50.
Further, the control IC 55 includes the terminal A to receive the voltage Va of the current detection circuit 50a. With the use of the control IC 55 as such, the switching power supply circuit 10 can minimize off-resonance.
Further, the load detection circuit 71 and the polarity determination circuit 72 are coupled to the terminal A of the control IC 55. Accordingly, the control IC 55 can change the operation mode of the switching power supply circuit 10 while reducing the number of terminals thereof.
Further, the control IC 51 has the terminal A to receive the voltage Va of the current detection circuit 50a and the terminal IS to receive the voltage Vis. With the use of the control IC 51 as such, the switching power supply circuit 10 can minimize off-resonance.
Further, the load detection circuit 71 is coupled to the terminal IS of the control IC 51, and the polarity determination circuit 72 is coupled to the terminal A. Accordingly, the control IC 51 can change the operation mode of the switching power supply circuit 10 while minimizing off-resonance.
Note that the comparator 101 of the polarity determination circuit 72 determines the polarity by comparing the voltage V1 and the voltage Vx of the level shift circuit 100 in an embodiment of the present disclosures, however, other circuits maybe used. For example, instead of the comparator 101, there may be used a first comparator that compares the voltage Vx and a voltage (e.g., 2.6 V) slightly higher than the voltage V1 (2.5 V) and a second comparator that compares the voltage Vx and a voltage (e.g., 2.4 V) slightly lower than the voltage V1 (2.5 V). Moreover, there may be provided a logic circuit that determines the polarity of the resonant current based on outputs from the first and second comparators.
Further, for example, the current detection circuit 50a may be configured such that multiple diodes are coupled in series with the diode 61 in the forward direction of the diode 61, and multiple diodes are coupled in series with the diode 62 in the forward direction of the diode 62. When such a circuit is used, the polarity of the resonant current can be accurately detected.
According to the present disclosure, it is possible to provide a current detection circuit capable of accurately detecting the polarity of a resonant current while reducing power consumption.
Embodiments of the present disclosure described above are simply to facilitate understanding of the present disclosure and are not in any way to be construed as limiting the present disclosure. The present disclosure may variously be changed or altered without departing from its essential features and encompass equivalents thereof.
Number | Date | Country | Kind |
---|---|---|---|
2020-196801 | Nov 2020 | JP | national |
Number | Name | Date | Kind |
---|---|---|---|
5615093 | Nalbant | Mar 1997 | A |
5745322 | Duffy et al. | Apr 1998 | A |
5952790 | Nerone | Sep 1999 | A |
6087782 | Majid | Jul 2000 | A |
7778048 | Hosotani | Aug 2010 | B2 |
8842449 | Tong | Sep 2014 | B1 |
9929661 | Chen | Mar 2018 | B2 |
9960673 | Matsuura | May 2018 | B2 |
10326377 | Xiong | Jun 2019 | B1 |
10707763 | Xiong | Jul 2020 | B1 |
10886854 | Huang | Jan 2021 | B2 |
11735994 | Matsumoto | Aug 2023 | B2 |
20090115381 | Zwerver | May 2009 | A1 |
20120020118 | Takaki | Jan 2012 | A1 |
20120188797 | Nakanishi | Jul 2012 | A1 |
20120313433 | Uno | Dec 2012 | A1 |
20130250625 | Yamaguchi | Sep 2013 | A1 |
20130308347 | Sato | Nov 2013 | A1 |
20140112030 | Fahlenkamp | Apr 2014 | A1 |
20140376274 | Hosotani | Dec 2014 | A1 |
20160087543 | Jin | Mar 2016 | A1 |
20160248332 | Ohtake | Aug 2016 | A1 |
20160329817 | Liu | Nov 2016 | A1 |
20170110974 | Chen | Apr 2017 | A1 |
20170373592 | Takahashi | Dec 2017 | A1 |
20180006496 | Liu | Jan 2018 | A1 |
20200169175 | Chen | May 2020 | A1 |
20210111631 | Kobayashi | Apr 2021 | A1 |
20210167684 | Matsumoto | Jun 2021 | A1 |
20210184585 | Matsumoto | Jun 2021 | A1 |
20210376738 | Araumi | Dec 2021 | A1 |
20220021312 | Hirokawa | Jan 2022 | A1 |
20220060118 | Yoshizawa | Feb 2022 | A1 |
20220149741 | Chen | May 2022 | A1 |
20220216797 | Endo | Jul 2022 | A1 |
20220302824 | Araumi | Sep 2022 | A1 |
20220376614 | Kobayashi | Nov 2022 | A1 |
20230051610 | Matsumoto | Feb 2023 | A1 |
20230143191 | Endo | May 2023 | A1 |
20230253871 | Sugawara | Aug 2023 | A1 |
20230253872 | Tanaka | Aug 2023 | A1 |
Number | Date | Country |
---|---|---|
1511364 | Mar 2005 | EP |
H07274499 | Oct 1995 | JP |
2000501277 | Feb 2000 | JP |
2000162248 | Jun 2000 | JP |
2003-087999 | Mar 2003 | JP |
2005-051918 | Feb 2005 | JP |
2005-198457 | Jul 2005 | JP |
2013-099037 | May 2013 | JP |
2016-096702 | May 2016 | JP |
2016117230 | Jul 2016 | WO |
Entry |
---|
CN 112083213, Chinese Patent with English Translation being provided, by Inventor Du Juan, Aug. 2020 (Year: 2020). |
KR 20140144360, Koran Patent with English Translation being provided, by Inventor Ahn Tae Young, Oct. 2013 (Year: 2013). |
Japanese Office Action dated Jun. 4, 2024, in the counterpart Patent Application No. 2020-196801. |
Number | Date | Country | |
---|---|---|---|
20220173650 A1 | Jun 2022 | US |