This invention pertains generally to the field of bandgap voltage reference circuit and, more particularly, to compensating for the temperature dependence bandgap circuits.
There is often a need in integrated circuits to have a reliable source for a reference voltage. One widely used voltage reference circuit is the bandgap voltage reference. The bandgap voltage reference is generated by the combination of a Proportional to Absolute Temperature (PTAT) element and a Complementary to Absolute Temperature (CTAT) element. The voltage difference between two diodes is used to generate a PTAT current in a first resistor. The PTAT current typically is used to generate a voltage in a second resistor, which is then added to the voltage of one of the diodes. The voltage across a diode operated with the PTAT current is the CTAT element that decreases with increasing temperature. If the ratio between the first and second resistor is chosen properly, the first order effects of the temperature can be largely cancelled out, providing a more or less constant voltage of about 1.2-1.3 V, depending on the particular technology.
Since bandgap circuits are often used to provide an accurate, temperature independent reference voltage, it is important to minimize the voltage and temperature related variations over the likely temperature range over which the bandgap circuit will be operated. One usage of bandgap circuits is as a peripheral element on non-volatile memory circuits, such as flash memories, to provide the base value from which the various operating voltages used on the circuit are derived. There are various ways to make bandgap circuits less prone to temperature dependent variations; however, this is typically made more process limited, and is difficult in applications where the bandgap circuit is a peripheral element, since it will share the same substrate and power supply with the rest of the circuit and will often be allowed only a relatively small amount of the total device's area.
A circuit for providing a reference voltage is presented. The circuit includes a first diode connected between a proportional to absolute temperature current source and ground and a first resistance connected between the first diode and the proportional to absolute temperature current source. A first opamp has a first input connected to a node between the first resistance and the first diode, an output connected to the gate of a first transistor connected between a high voltage level and ground. The first transistor is connected to ground through a second resistance and the second input of the first opamp is connected to a node between the first transistor and the second resistance. A second diode is connected between ground and the high voltage level, where the second diode is connected to the voltage level by a first and a second leg. The first leg includes a second transistor whose gate is connected to receive the output of the first opamp. The second leg includes a third transistor connected in series with a resistive voltage divider, where the resistive voltage divider is connected between the second diode and the third transistor. A second opamp has an output connected to the gate of the third transistor, a first input connected to a node between the proportional to absolute temperature current source and the first resistance, and a second input connected to a node of the resistive voltage divider. The reference voltage is provided from a node between the third transistor and the resistive voltage divider.
Various aspects, advantages, features and embodiments of the present invention are included in the following description of exemplary examples thereof, which description should be taken in conjunction with the accompanying drawings. All patents, patent applications, articles, other publications, documents and things referenced herein are hereby incorporated herein by this reference in their entirety for all purposes. To the extent of any inconsistency or conflict in the definition or use of terms between any of the incorporated publications, documents or things and the present application, those of the present application shall prevail.
The various aspects and features of the present invention may be better understood by examining the following figures, in which:
The techniques presented here can be employed to overcome some of the limitations of the prior art and can effectively help with the cancelation of band-gap curvature with relative process insensitivity. If a voltage across a diode with fixed current is subtracted from a voltage across a diode with current proportional to absolute temperature (PTAT), a nonlinear voltage in temperature is derived. This voltage is then divided by a resistor to generate a nonlinear current which can be used to cancel out curvature of band gap current. This current is then flown through a resistor to generate a curvature corrected band-gap voltage. In the design presented here, a voltage across a diode with fixed current is subtracted from a voltage across a diode with current proportional to absolute temperature (PTAT). The resulting voltage is then magnified and added to a PTAT voltage and a diode's voltage which has complementary-to-absolute-temperature (CTAT) characteristic which results in a curvature corrected band-gap voltage.
As addition of PTAT and CTAT voltage and curvature correction is done all at once in this arrangement, the number of op-amps and current mirrors needed in this design is considerably less than other comparable designs, which makes it simpler and less susceptible to process variations. In addition, as the band-gap current is passed through a diode, as opposed to a resistor, this design is far less susceptible to absolute value and temperature coefficient of resistors. Moreover, with the addition of an extra resistor in the PTAT chain, this design enjoys an added flexibility of choosing amplification of PTAT and nonlinear voltage independently of one another. This makes trimming the band-gap voltage at one temperature possible.
One use of a bandgap circuit is as a peripheral element on a circuit, such as on a memory chip for providing a reference voltage from which various operating voltages can be generated, such as the wordline bias voltage VWL for reading a (in this case) floating gate memory cell in a NAND type architecture. This application of a bandgap circuit is described further in U.S. Pat. No. 7,889,575. More detail and examples related to temperature related operation, mainly in the context of memory devices, and uses where bandgap reference values can be used to generate operating voltages can be found in the following US patents and publications: U.S. Pat. Nos. 6,735,546; 6,954,394; 7,057,958; 7,236,023; 7,283,414; 7,277,343; 6,560,152; 6,839,281; 6,801,454; 7,269,092; 7,391,650; 7,342,831; 2008/0031066A1; 2008/0159000A1; 2008/0158947A1; 2008/0158970A1; 2008/0158975A1; 2009/0003110A1; 2009/0003109A1; US 2008/0094908; 2008/0094930A1; 2008/0247254A1; and US 2008/0247253A1. Another example of temperature compensation for a bandgap voltage generation circuit and its use in a non-volatile memory is found in US2010/0074033A1. Along with these temperature related aspects, the generation of various operating voltages from reference values is presented in U.S. Pat. No. 5,532,962. The techniques presented here can be applied for the various base reference voltages described in these references as well as other applications where bandgap circuits are employed, but being particularly advantageous when used as a peripheral element on a larger circuit where the design, process, technology, and/or product limitations of the larger circuit can negatively affect the bandgap reference element. In addition to the main example of a non-volatile memory, these techniques also have application where high voltage biases are needed, such as when a bandgap voltage is used as the reference voltage for charge pump regulation and the high voltage output from the charge pump is generated by multiplying of the bandgap voltage. Various process and device limitations require an accurate voltage level be provided without too much variation so as to prevent oxide/junction break downs or punch through effect on the devices. In this application, any temperature variation of the bandgap voltage would be multiplied in forming the high voltage biases. Consequently, the minimizing the temperature variation of the bandgap voltage is important for this type of application as well.
In a conventional hand-gap reference generator, the circuit adds a Proportional-to-Absolute-Temperature (PTAT) voltage, which is linear in the temperature, to a voltage drop across a diode which has Complimentary-to-Absolute-Temperature (CTAT) characteristics (and is consequently not linear in temperature) to get a voltage with zero first-order Temperature Coefficient (TC). PTAT voltages can be generated by subtracting voltage drop across two diodes with different current densities. For example, referring to
VD1−VD2=VT ln(m),
providing the desired PTAT behavior. However, because of the nonlinearity of a diode's voltage with temperature, band-gap references always have some residual finite curvature with respect to temperature.
The issue of curvature is relevant for several reasons. The temperature dependent curvature of the band-gap can introduce an error in the reference voltage at mid temperatures, even with zero first order temperature coefficient (TCO). For example, in a data converter design or any other circuits requiring an accurate reference voltage, this sets a limit on their accuracy which lowers Effective-number-of-bits (ENOB), since if the variation is large enough it will be greater the change in some number of least significant bits. In the case where the band-gap circuit is used to generate control gate read voltages (VCGRV), as the reference value is scaled up to provide these voltages, the error voltage could be as high as 50 mV, for example, at room temperature even with perfect first order TCO.
For example, in a fairly conventional bandgap reference circuit, the error for the output of the circuit over a temperature range −40 C to 100 C is as much as 10 mV. For use in reading a memory level with a threshold voltage of 6V, this is error is scaled up by a factor of about 6V/1.2V=5, so that the error in the read voltage error could be up to 50 mV. In a multistate memory of say, 3-bits, where 8 state distributions need to fit into a window of 6 volts, this can be non-negligible.
Another reason why curvature is important has to do with the fact that variation in curvature also varies the first order TCO. As a result, a different positive TCO is needed to compensate for diode's negative TCO. Referring to
A number of prior art schemes have been proposed to compensate for the curvature of band-gap references, but they are either very complicated, and thus more susceptible to process variations, or inherently incapable of removing all nonlinearities. In addition, some of these schemes are dependent on the absolute value of resistors, which makes them less useful when the absolute value of resistor is not accurately known before fabrication or when resistors themselves have large temperature coefficients. The arrangement described here is both relatively simple, and if trimmed correctly, capable of removing all nonlinearities. Additionally, it is relatively insensitive to temperature coefficient and absolute value of resistors.
By way of background, the voltage across diode is given by
where ID is the current through the diode, VT is the thermal voltage, and Is is the saturation current, where
m is a process parameter, and Eg is the band gap of silicon.
Combining these gives:
VD=VT ln(ID)−VT ln(b)−(4+m)VT ln(T)+Eg.
The (4+m)VT term is non-linear in temperature. Similarly to
ID=Iptat=αTVD
For the second the relations are:
ID=IzVD=VT ln(Iz/b)−(4+m)VT ln(T)+Eg
If the voltage drop across the diode D 203 with constant current is subtracted from that of Dptat 201 with a PTAT current, the nonlinear term VT ln(T) can be achieved:
VD
The last term with the non-linearity in temperature can be cancelled by choice of the correct coefficient. This can then be used to produce a bandgap reference level of:
BGR=VD+β(VD
where β is the ratio of voltage divider where the output is taken. (For example, in the arrangement of
A second diode D2 337 is fed by the combination of two legs. The first provides has a transistor T2 321 connected between the high voltage level and D2 337, where the gate of T2 321 is controlled by the output CREG of C1 305, so that it will provide a current Ic into D2 337. A current of (Ip+Ie), where Ie represents the portion for the error (the non-linear term) current, is also supplied to D2 337 by the series combination of T3 331, Rz 333, and Rp1 335. The combined current through D2 337 is then Iz. The gate of T3 331 is controlled by the output PREG of opamp C2 339, which has a first input connect to a node between the Iptat current source 311 and Rp2 313 and has a second input connected to a node between Rz 333 and Rp1 335. The output of the circuit VBGR1 is then taken from between Rz 333 and T3 331.
In
The output of the circuit, VBGR1, can be found by looking at the currents through D1 315 and D2 337:
Taking the difference gives:
VD1−VD2=VT ln(α/Iz)+VT ln(T).
From this follows:
to give the value of VBGR1.
Although the invention has been described with reference to particular embodiments, the description is only an example of the invention's application and should not be taken as a limitation. Consequently, various adaptations and combinations of features of the embodiments disclosed are within the scope of the invention as encompassed by the following claims.
This application is a continuation of U.S. patent application Ser. No. 13/423,427 filed Mar. 19, 2012, which application is incorporated in its entirety by this reference.
Number | Name | Date | Kind |
---|---|---|---|
5532962 | Auclair et al. | Jul 1996 | A |
6181191 | Paschal | Jan 2001 | B1 |
6560152 | Cernea | May 2003 | B1 |
6735546 | Scheuerlein | May 2004 | B2 |
6778008 | Andrews | Aug 2004 | B2 |
6801454 | Wang et al. | Oct 2004 | B2 |
6839281 | Chen et al. | Jan 2005 | B2 |
6954394 | Knall et al. | Oct 2005 | B2 |
6956516 | Furuichi | Oct 2005 | B2 |
7057958 | So et al. | Jun 2006 | B2 |
7199646 | Zupcau et al. | Apr 2007 | B1 |
7236023 | Thorp et al. | Jun 2007 | B2 |
7269092 | Miwa | Sep 2007 | B1 |
7277343 | So et al. | Oct 2007 | B1 |
7283414 | So et al. | Oct 2007 | B1 |
7342831 | Mokhlesi et al. | Mar 2008 | B2 |
7391650 | Mokhlesi et al. | Jun 2008 | B2 |
7646659 | Sako | Jan 2010 | B2 |
7889575 | Wang et al. | Feb 2011 | B2 |
8004917 | Pan et al. | Aug 2011 | B2 |
20070052473 | McLeod | Mar 2007 | A1 |
20070286004 | Kim et al. | Dec 2007 | A1 |
20080007244 | Draxelmayr | Jan 2008 | A1 |
20080018316 | Chang et al. | Jan 2008 | A1 |
20080031066 | Nandi | Feb 2008 | A1 |
20080094908 | Mokhlesi et al. | Apr 2008 | A1 |
20080094930 | Mokhlesi | Apr 2008 | A1 |
20080158947 | Li et al. | Jul 2008 | A1 |
20080158970 | Sekar et al. | Jul 2008 | A1 |
20080158975 | Sekar et al. | Jul 2008 | A1 |
20080159000 | Li et al. | Jul 2008 | A1 |
20080238530 | Ito et al. | Oct 2008 | A1 |
20080247253 | Nguyen et al. | Oct 2008 | A1 |
20080247254 | Nguyen et al. | Oct 2008 | A1 |
20090003109 | Thorp et al. | Jan 2009 | A1 |
20090003110 | Thorp et al. | Jan 2009 | A1 |
20090091311 | Kang | Apr 2009 | A1 |
20090146730 | Chen | Jun 2009 | A1 |
20090296465 | Wang et al. | Dec 2009 | A1 |
20100074033 | Pan et al. | Mar 2010 | A1 |
20100134180 | Smith et al. | Jun 2010 | A1 |
Number | Date | Country |
---|---|---|
100 428 105 | Oct 2008 | CN |
Entry |
---|
Malcovati et al, “Curvature Compensated BiCMOS Bandgap with I V Supply Voltage,” Proceedings of the 26th European Solid-State Circuits Conference, IEEE, Sep. 19-21, 2000, 4 pages. |
Mok et al, “Design Considerations of Recent Low-voltage Low-Temperature-Coefficient CMOS Bandgap Voltage Reference,” Proceedings of the Custom integrated Circuits Conference, Nov. 22, 2004, IEEE, 8 pages. |
Gunawan et al, “A Curvature-Corrected Low-Voltage Bandgap Reference,” IEEE Journal of Solid-State Circuits, vol. 28, No. 6, Jun. 1993, pp. 667-670. |
Tao et al, “Low voltage Bandgap Reference with Closed Curvature Compensation,” Journal of Semiconductors, Mar. 2009, pp. 035006-1-1035006-4. |
Ning et al, “A Low Drift Curvature-compensated Bandgap Reference with Trimming Resistive Circuit,” J. Zhejiang Univ-Sci C, Comput & Electron, 2011, 12(8), pp. 698-706. |
Guan et al, “A 3 V 110 μW 3.1 ppm/C Curvature-compensated CMOS Bandgap Reference,” Analog Integr Circ Sig Process, 2010, vol. 62, pp. 62:113-62:119. |
Number | Date | Country | |
---|---|---|---|
Parent | 13423427 | Mar 2012 | US |
Child | 13673201 | US |